{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:04Z","timestamp":1752192064800,"version":"3.41.2"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1976,9,1]],"date-time":"1976-09-01T00:00:00Z","timestamp":210384000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1976,9,1]],"date-time":"1976-09-01T00:00:00Z","timestamp":210384000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1976,9,1]],"date-time":"1976-09-01T00:00:00Z","timestamp":210384000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,9]]},"DOI":"10.1109\/tc.1976.1674713","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"884-892","source":"Crossref","is-referenced-by-count":20,"title":["On the Properties of Irredundant Logic Networks"],"prefix":"10.1109","volume":"C-25","author":[{"family":"Hayes","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and the Computer Science Program, University of Southern California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223804"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/T-C.1974.223821","article-title":"on the design of logic networks with redundancy and testability considerations","volume":"c 23","author":"dandapani","year":"1974","journal-title":"IEEE Transactions on Computers"},{"journal-title":"Journal of Graph Theory","year":"1962","author":"berge","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SWAT.1974.14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224025"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009010"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1109\/T-C.1970.222884","article-title":"the necessity of closed circuit loops in minimal combinational circuits","volume":"c 19","author":"kautz","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223163"},{"key":"ref2","first-page":"2","article-title":"the attainment of reliable digital systems through the use of redundancya survey","author":"short","year":"1968","journal-title":"IEEE Comput Group News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1953.274312"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223162"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35151\/01674713.pdf?arnumber=1674713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:13Z","timestamp":1752102493000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,9]]},"references-count":11,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.1674713","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1976,9]]}}}