{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:04Z","timestamp":1752192064688,"version":"3.41.2"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1976,9,1]],"date-time":"1976-09-01T00:00:00Z","timestamp":210384000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1976,9,1]],"date-time":"1976-09-01T00:00:00Z","timestamp":210384000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1976,9,1]],"date-time":"1976-09-01T00:00:00Z","timestamp":210384000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,9]]},"DOI":"10.1109\/tc.1976.1674714","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"893-907","source":"Crossref","is-referenced-by-count":16,"title":["Minimization of Logic Networks Under a Generalized Cost Function"],"prefix":"10.1109","volume":"C-25","author":[{"family":"Muroga","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of Illinois"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hung Chi Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/BF00977257"},{"journal-title":"Reference Manual of FORTRAN Program ILLOD(NOR-B) for Optimal NOR networks","year":"1971","key":"ref11"},{"journal-title":"Introduction to the Theory of Switching Circuits","year":"1965","author":"mcclusky","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263531"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264603"},{"journal-title":"Manual of Logic Circuits","year":"1970","author":"maley","key":"ref15"},{"journal-title":"Electrical Communication Lab Tech J","year":"1968","author":"ikeno","key":"ref16"},{"journal-title":"On the synthesis by integer programming of optimal NOR gate networks for four-variable switching functions","year":"1971","author":"culliney","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF00977257"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1052891"},{"journal-title":"Optimum network design using NOR and NOR-AND gates by integer programming","year":"1969","author":"baugh","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009010"},{"journal-title":"An algorithm for NAND decomposition of combinational switching functions","year":"1968","author":"davidson","key":"ref6"},{"key":"ref5","first-page":"63","article-title":"logical design of optimal one-bit full adder by integer programming","volume":"c 23","author":"liu","year":"1974","journal-title":"IEEE Trans Comput"},{"journal-title":"A branch-and-bound algorithm for optimal NOR networks (the algorithm description)","year":"1971","author":"nakagawa","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222593"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-8243-4_5"},{"journal-title":"Pruning and branching methods for designing optimal networks by the branch-and-bound method","year":"1971","author":"nakagawa","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1052890"},{"journal-title":"Electronics","first-page":"91","year":"1974","key":"ref22"},{"journal-title":"MOS Integrated Circuits","year":"1972","key":"ref21"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35151\/01674714.pdf?arnumber=1674714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:12Z","timestamp":1752102492000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,9]]},"references-count":22,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.1674714","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1976,9]]}}}