{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:24:40Z","timestamp":1705015480464},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1976,1,1]],"date-time":"1976-01-01T00:00:00Z","timestamp":189302400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,1]]},"DOI":"10.1109\/tc.1976.5009199","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"11-18","source":"Crossref","is-referenced-by-count":22,"title":["Testable Sequential Cellular Arrays"],"prefix":"10.1109","volume":"C-25","author":[{"given":"Chia-Hsiaing","family":"Sung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SWAT.1968.8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SWCT.1964.8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SWCT.1964.7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1478462.1478533"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1152","DOI":"10.1109\/T-C.1971.223100","article-title":"checking experiments ror sequential machines","volume":"c 20","author":"hsieh","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/TCT.1959.1086614","article-title":"canonical forms for information-lossless finite-state logical machines","volume":"ct 6","author":"huffman","year":"1959","journal-title":"IRE Trans Circuit Theory Special Supplement"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.263996"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1967.33"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223951"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/321623.321626"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"ref6","author":"kautz","year":"1970","journal-title":"Cellular logic-in-memory arrays"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.226908"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009074"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223160"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264780"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/321386.321387"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008900"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009193\/05009199.pdf?arnumber=5009199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:27Z","timestamp":1638218367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,1]]},"references-count":19,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.5009199","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1976,1]]}}}