{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T21:37:02Z","timestamp":1757540222930},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1976,1,1]],"date-time":"1976-01-01T00:00:00Z","timestamp":189302400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,1]]},"DOI":"10.1109\/tc.1976.5009205","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"55-65","source":"Crossref","is-referenced-by-count":81,"title":["A Shuffle-Exchange Network with Simplified Control"],"prefix":"10.1109","volume":"C-25","author":[{"given":"Tomas","family":"Lang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harold S.","family":"Stone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/1003059"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223171"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223205"},{"key":"ref6","author":"lawrie","year":"1973","journal-title":"Memory-processor connection network"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008976"},{"key":"ref5","author":"lang","year":"1973","journal-title":"Interconnections between processors and memory modules using the shuffle-exchange network"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223817"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/321450.321457"},{"key":"ref7","author":"orcutt","year":"1974","journal-title":"Efficient data routing schemes for Illiac IV-type computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.229158"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008899"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223922"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009193\/05009205.pdf?arnumber=5009205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:27Z","timestamp":1638218367000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.5009205","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1976,1]]}}}