{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T22:50:12Z","timestamp":1770331812745,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1976,3,1]],"date-time":"1976-03-01T00:00:00Z","timestamp":194486400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1976,3]]},"DOI":"10.1109\/tc.1976.5009250","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"237-246","source":"Crossref","is-referenced-by-count":14,"title":["Flip-Flops for Multiple-Valued Logic"],"prefix":"10.1109","volume":"C-25","author":[{"given":"Thurman A.","family":"Irving","sequence":"first","affiliation":[]},{"given":"Sajjan G.","family":"Shiva","sequence":"additional","affiliation":[]},{"given":"H. Troy","family":"Nagle","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"irving","year":"1973","journal-title":"Memory elements for multiple valued sequential circuits"},{"key":"ref3","first-page":"206","article-title":"an approach to multiple-valued sequential circuit synthesis","author":"zavisca","year":"0","journal-title":"Conf Rec 1971 Symp Theory and Applications of Multiple-Valued Logic Design"},{"key":"ref10","first-page":"285","article-title":"integrated circuits for ternary logic","author":"mouftah","year":"1974","journal-title":"Proc 1974 Int Symp Multiple-Valued Logic"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223829"},{"key":"ref5","first-page":"89","article-title":"an approach to multi-valued sequential logic","author":"irving","year":"1973","journal-title":"Conf Rec 1973 Int Symp on Multiple-Valued Logic"},{"key":"ref8","first-page":"209","article-title":"on multiple-valued memory elements","author":"shiva","year":"1974","journal-title":"Proc 1974 Int Symp Multiple-Valued Logic"},{"key":"ref7","first-page":"49","article-title":"multithreshold circuits in the design of multi-stage storage elements","author":"druzeta","year":"1973","journal-title":"Conf Rec 1973 Int Symp on Multiple-Valued Logic"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223544"},{"key":"ref9","first-page":"59","article-title":"electronic implementation of multi-valued logic networks","author":"vranesic","year":"1974","journal-title":"Proc 1974 Int Symp Multiple-Valued Logic"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2307\/2370324"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009242\/05009250.pdf?arnumber=5009250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:28Z","timestamp":1638218368000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1976,3]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.1976.5009250","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1976,3]]}}}