{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:04Z","timestamp":1752192064681,"version":"3.41.2"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1977,4,1]],"date-time":"1977-04-01T00:00:00Z","timestamp":228700800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1977,4,1]],"date-time":"1977-04-01T00:00:00Z","timestamp":228700800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1977,4,1]],"date-time":"1977-04-01T00:00:00Z","timestamp":228700800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1977,4]]},"DOI":"10.1109\/tc.1977.1674846","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"365-383","source":"Crossref","is-referenced-by-count":22,"title":["Tree Realizations of Iterative Circuits"],"prefix":"10.1109","volume":"C-26","author":[{"family":"Unger","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Columbia University"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263775"},{"journal-title":"The Logic of Computer Arithmetic","year":"1963","author":"flores","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"journal-title":"Algebraic Theory of Machines Languages and Semigroups","year":"1968","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219274"},{"key":"ref5","first-page":"63","article-title":"the synthesis of iterative switching circuits","author":"huffman","year":"1955","journal-title":"MITRLE Quarterly Progress Reports"},{"journal-title":"The Design of Switching Circuits","year":"1951","author":"keister","key":"ref12"},{"key":"ref8","first-page":"467","article-title":"transistor logic using current switching and routing techniques and its application to a fast-carry propagation adder","volume":"106","author":"morgan","year":"1959","journal-title":"Proc Inst Elec Eng"},{"journal-title":"Fairchild Semiconductor TTL Data Book","first-page":"8","year":"1972","key":"ref7"},{"journal-title":"Finite-State Models for Logical Machines","year":"1968","author":"hennie","key":"ref2"},{"journal-title":"Switching and Finite Automata Theory","year":"1970","author":"kohavi","key":"ref1"},{"journal-title":"Charles Babbage and His Calculating Engine","first-page":"338","year":"1961","key":"ref9"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35156\/01674846.pdf?arnumber=1674846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:18Z","timestamp":1752102498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1977,4]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.1977.1674846","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1977,4]]}}}