{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:05Z","timestamp":1752192065181,"version":"3.41.2"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1977,5,1]],"date-time":"1977-05-01T00:00:00Z","timestamp":231292800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1977,5,1]],"date-time":"1977-05-01T00:00:00Z","timestamp":231292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1977,5,1]],"date-time":"1977-05-01T00:00:00Z","timestamp":231292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1977,5]]},"DOI":"10.1109\/tc.1977.1674858","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"417-424","source":"Crossref","is-referenced-by-count":13,"title":["ULM Implicants for Minimization of Univers Logic Module Circuits"],"prefix":"10.1109","volume":"C-26","author":[{"family":"Voith","sequence":"first","affiliation":[{"name":"University of Toledo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223615"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223616"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223828"},{"key":"ref13","first-page":"136","author":"givone","year":"1970","journal-title":"Introduction to Switching Circuit Theory"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224141"},{"key":"ref4","first-page":"498","article-title":"synthesis of universal logic modules","author":"yau","year":"1969","journal-title":"Proc 3rd Annu Princeton Conf Inform Sci Syst"},{"journal-title":"1st Superiore delle Poste e delle Telecomunicazione","year":"1968","author":"cioffi","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(70)80002-2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222879"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223257"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468120"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.226907"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009075"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35157\/01674858.pdf?arnumber=1674858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:19Z","timestamp":1752102499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1674858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1977,5]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.1977.1674858","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1977,5]]}}}