{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:05Z","timestamp":1752192065204,"version":"3.41.2"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[1978,12,1]],"date-time":"1978-12-01T00:00:00Z","timestamp":281318400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1978,12,1]],"date-time":"1978-12-01T00:00:00Z","timestamp":281318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1978,12,1]],"date-time":"1978-12-01T00:00:00Z","timestamp":281318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1978,12]]},"DOI":"10.1109\/tc.1978.1675012","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"1099-1111","source":"Crossref","is-referenced-by-count":2,"title":["An Algorithm for Optimal NAND Cascade Logic Synthesis"],"prefix":"10.1109","volume":"C-27","author":[{"family":"Papachristou","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Drexel University"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/00207176708921824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264081"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222521"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1445","DOI":"10.1109\/T-C.1971.223156","article-title":"computer-aided synthesis or multiple-output multilevel nand networks witk fan-in and fan-out constraints","volume":"c 20","author":"su","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222593"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1961.5"},{"journal-title":"Properties of modular multi-functional computer networks","year":"1968","author":"elspas","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/800257.808886"},{"journal-title":"Algorithmic measure","year":"1970","author":"cook","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264064"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264057"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264209"},{"journal-title":"The Logic Design of Transistor Digital Computers","year":"1963","author":"maley","key":"ref5"},{"journal-title":"Efficient realization of Boolean functions by pruning NAND (NOR) trees","year":"0","author":"white","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SWCT.1963.9"},{"key":"ref2","article-title":"logical design by regression","author":"schubert","year":"1961","journal-title":"Proc AIEE Commun and Electron"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264603"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264648"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"839","DOI":"10.1109\/T-C.1969.222781","article-title":"optimal synthesis of arbitrary switching functions with regular arrays of 2-input 1-output switching elements","volume":"c 18","author":"weiss","year":"1969","journal-title":"IEEE Transactions on Computers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1956.tb03835.x"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1287\/opre.11.6.972"},{"journal-title":"An algorithm for optimal NAND array logic synthesis","year":"1978","author":"papachristou","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223183"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0255(77)90012-3"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35165\/01675012.pdf?arnumber=1675012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:28Z","timestamp":1752102508000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1978,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.1978.1675012","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1978,12]]}}}