{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:05Z","timestamp":1752192065595,"version":"3.41.2"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1978,4,1]],"date-time":"1978-04-01T00:00:00Z","timestamp":260236800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1978,4,1]],"date-time":"1978-04-01T00:00:00Z","timestamp":260236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1978,4,1]],"date-time":"1978-04-01T00:00:00Z","timestamp":260236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1978,4]]},"DOI":"10.1109\/tc.1978.1675107","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"349-358","source":"Crossref","is-referenced-by-count":15,"title":["Fault Location in a Semiconductor Random-Access Memory Unit"],"prefix":"10.1109","volume":"C-27","author":[{"family":"Srini","sequence":"first","affiliation":[{"name":"Department of Computer Science, Virginia Polytechnic Institute and State University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Semiconductor Memory Design and Application","year":"1973","author":"luecke","key":"ref10"},{"key":"ref11","first-page":"116","article-title":"sense amplifier design is key to 1-transistor cell in 4k bit ram","author":"kuo","year":"1973","journal-title":"Electronics"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/JSSC.1973.1050406","article-title":"a 4k mos dynamic random-access memory","volume":"sc 8","author":"abbott","year":"1973","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050407"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224136"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1971.5218092"},{"volume":"7","journal-title":"Semiconductor Data Library\/MOS Memories","year":"1975","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050608"},{"key":"ref18","first-page":"117","article-title":"4-kilobit memories present a challenge to testing","volume":"14","author":"hnatek","year":"1975","journal-title":"Computer Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050516"},{"key":"ref4","first-page":"33","article-title":"pattern sensitivity in 4096 bit ram","author":"webb","year":"1974","journal-title":"1974 IEEE Dig Papers Symp Semiconductor Test"},{"key":"ref3","first-page":"27","article-title":"testing semiconductor memories","author":"huston","year":"1973","journal-title":"1973 IEEE Dig Papers Symp Semiconductor Memory Testing"},{"key":"ref6","first-page":"33","article-title":"pattern sensitivity in mos memories","author":"brown","year":"1972","journal-title":"1972 Dig Papers Symp Semiconductor Memory Testing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1974.9412"},{"journal-title":"Fault Detection in Digital Circuits","year":"1971","author":"friedman","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224182"},{"key":"ref2","first-page":"53","article-title":"test problems and solutions for 4k rams","author":"fischer","year":"0","journal-title":"1974 Dig Papers Symp Semiconductor Test"},{"key":"ref1","first-page":"7","article-title":"the need for time-testing in memories and lsi circuits","author":"jackson","year":"0","journal-title":"1974 Dig Papers Symp Semiconductor Test"},{"journal-title":"The INTEL Memory Design Handbook","year":"1973","key":"ref9"},{"key":"ref20","article-title":"iterative network model for the storage array in ram chips","author":"srini","year":"0","journal-title":"IEEE Trans Comput"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1977.217500"},{"journal-title":"Error Correcting Codes","year":"1972","author":"peterson","key":"ref21"},{"journal-title":"Fault location in a semiconductor random-access memory unit","year":"0","author":"peterson","key":"ref23"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35168\/01675107.pdf?arnumber=1675107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:36Z","timestamp":1752102516000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1978,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.1978.1675107","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1978,4]]}}}