{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:05Z","timestamp":1752192065764,"version":"3.41.2"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1978,9,1]],"date-time":"1978-09-01T00:00:00Z","timestamp":273456000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1978,9,1]],"date-time":"1978-09-01T00:00:00Z","timestamp":273456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1978,9,1]],"date-time":"1978-09-01T00:00:00Z","timestamp":273456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1978,9]]},"DOI":"10.1109\/tc.1978.1675202","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"828-832","source":"Crossref","is-referenced-by-count":5,"title":["Dynamic Testing of Redundant Logic Networks"],"prefix":"10.1109","volume":"C-27","author":[{"family":"Siu-Chong Si","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Taiwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1974.tb02801.x"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222712"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008985"},{"journal-title":"The SPOOF?A new technique for analyzing the effects of faults on logic networks","year":"1970","author":"clegg","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"journal-title":"Logic Design of Digital Systems","year":"1971","author":"dietmeyer","key":"ref7"},{"journal-title":"Algebraic techniques for finding tests for logical faults in digital circuits","year":"1973","author":"flomenhoft","key":"ref2"},{"journal-title":"Introduction to the Theory of Switching Circuits","year":"1965","author":"mccluskey","key":"ref1"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35173\/01675202.pdf?arnumber=1675202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:41Z","timestamp":1752102521000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1978,9]]},"references-count":8,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.1978.1675202","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1978,9]]}}}