{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:12:58Z","timestamp":1754482378402,"version":"3.41.2"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1979,3,1]],"date-time":"1979-03-01T00:00:00Z","timestamp":289094400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1979,3,1]],"date-time":"1979-03-01T00:00:00Z","timestamp":289094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1979,3,1]],"date-time":"1979-03-01T00:00:00Z","timestamp":289094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1979,3]]},"DOI":"10.1109\/tc.1979.1675317","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"178-184","source":"Crossref","is-referenced-by-count":37,"title":["On a Ternary Model of Gate Networks"],"prefix":"10.1109","volume":"C-28","author":[{"family":"Brzozowski","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of Waterloo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yoeli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223315"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/sj.83.0178"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223730"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-010-1161-7_3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008985"},{"key":"ref8","volume":"2","author":"miller","year":"1965","journal-title":"Switching Theory"},{"journal-title":"Lecture Notes on Asynchronous Circuit Theory","year":"1961","author":"muller","key":"ref7"},{"journal-title":"Digital Networks","year":"1976","author":"brzozowski","key":"ref2"},{"journal-title":"Logic Design of Digital Systems","year":"1971","author":"dietmeyer","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.92.0090"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35179\/01675317.pdf?arnumber=1675317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:43Z","timestamp":1752102523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1979,3]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.1979.1675317","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1979,3]]}}}