{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T00:01:05Z","timestamp":1752192065579,"version":"3.41.2"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1979,3,1]],"date-time":"1979-03-01T00:00:00Z","timestamp":289094400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1979,3,1]],"date-time":"1979-03-01T00:00:00Z","timestamp":289094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1979,3,1]],"date-time":"1979-03-01T00:00:00Z","timestamp":289094400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1979,3]]},"DOI":"10.1109\/tc.1979.1675338","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"276-281","source":"Crossref","is-referenced-by-count":55,"title":["Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines"],"prefix":"10.1109","volume":"C-28","author":[{"family":"Diaz","sequence":"first","affiliation":[{"name":"Laboratoire d'Automatique et d'Analyse des Systemes"}]},{"family":"Azema","sequence":"additional","affiliation":[]},{"family":"Ayache","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1109\/T-C.1974.224014","article-title":"partially self-checking circuits and their use in performing logical operations","volume":"c 23","author":"wakerly","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref12","first-page":"321","article-title":"the design of totally self-checking check circuits for a class of unordered codes","volume":"1","author":"smith","year":"1977","journal-title":"J Design Automation and Fault-Tolerant Comput"},{"journal-title":"Design of self-checking digital networks using coding techniques","year":"1971","author":"anderson","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223811"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"468","DOI":"10.1109\/T-C.1975.224248","article-title":"on-line diagnosis of unrestricted faults","volume":"c 24","author":"meyer","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"ref16","article-title":"detection of multiple faults in combinational circuits","author":"richard","year":"1972","journal-title":"Int Symp Fault-Tolerant Comput"},{"journal-title":"Sequential machines and automata theory","year":"1967","author":"booth","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675338"},{"key":"ref19","article-title":"design of self-checking microprogrammed controls","author":"diaz","year":"1975","journal-title":"Int Symp Fault-Tolerant Comput"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1270","DOI":"10.1109\/T-C.1971.223127","article-title":"realization of fail-safe sequential machines by using a k-out-of-n code","volume":"c 20","author":"tohma","year":"1971","journal-title":"IEEE Transactions on Computers"},{"journal-title":"Conception de systemes totalement autotestables et \ufffd pannes non dangereuses","year":"1974","author":"diaz","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/T-C.1974.223875","article-title":"on-set realization of fail-safe sequential machines","volume":"c 23","author":"diaz","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223476"},{"key":"ref8","article-title":"a unified approach to the realization of fail-safe sequential machines","author":"das","year":"1974","journal-title":"Int Symp Fault-Tolerant Comput"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224262"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264664"},{"key":"ref1","article-title":"design of dynamically checked computers","author":"carter","year":"0","journal-title":"1968 IFIP Cong"},{"key":"ref9","article-title":"on improvement of fail-safe synchronous machine design using on-set realization","author":"wang","year":"1975","journal-title":"Dig Int Symp on Fault-Tolerant Computing (Short Paper)"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35179\/01675338.pdf?arnumber=1675338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:42Z","timestamp":1752102522000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1979,3]]},"references-count":19,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.1979.1675338","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1979,3]]}}}