{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:28:25Z","timestamp":1781886505814,"version":"3.54.5"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1979,9,1]],"date-time":"1979-09-01T00:00:00Z","timestamp":304992000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1979,9,1]],"date-time":"1979-09-01T00:00:00Z","timestamp":304992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1979,9,1]],"date-time":"1979-09-01T00:00:00Z","timestamp":304992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1979,9]]},"DOI":"10.1109\/tc.1979.1675433","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"648-659","source":"Crossref","is-referenced-by-count":12,"title":["Minimum Parallel Binary Adders with NOR (NAND) Gates"],"prefix":"10.1109","volume":"C-28","author":[{"family":"Hung Chi Lai","sequence":"first","affiliation":[{"name":"Microtechnology Corp."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Muroga","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-8243-4_5"},{"key":"ref11","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264617"},{"key":"ref13","author":"nakagawa","year":"1971","journal-title":"A branch-and-bound algorithm for optimal NOR networks (the algorithm description)"},{"key":"ref14","author":"nakagawa","year":"1971","journal-title":"Reference manual of Fortran program ILLOD-(NOR-B) for optimal NOR networks"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264812"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223778"},{"key":"ref3","author":"lai","year":"1976","journal-title":"A study of current logic design problems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287779"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF00977257"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009010"},{"key":"ref7","year":"1970","journal-title":"Manual of Logic Circuits"},{"key":"ref2","author":"hoff","year":"1974","journal-title":"Seminar"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222593"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674714"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35185\/01675433.pdf?arnumber=1675433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:08:52Z","timestamp":1752102532000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1979,9]]},"references-count":15,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.1979.1675433","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[1979,9]]}}}