{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T14:45:51Z","timestamp":1754145951244,"version":"3.41.2"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1980,6,1]],"date-time":"1980-06-01T00:00:00Z","timestamp":328665600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1980,6,1]],"date-time":"1980-06-01T00:00:00Z","timestamp":328665600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1980,6,1]],"date-time":"1980-06-01T00:00:00Z","timestamp":328665600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1980,6]]},"DOI":"10.1109\/tc.1980.1675615","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"532-537","source":"Crossref","is-referenced-by-count":29,"title":["Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit Microprocessor"],"prefix":"10.1109","volume":"C-29","author":[{"family":"Crouzet","sequence":"first","affiliation":[{"name":"Laboratoire d'Automatique et d'Analyse des Systemes du CNRS"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Landrault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"On-line test and security of logic systems","year":"1976","author":"geffroy","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675138"},{"key":"ref12","first-page":"179","article-title":"design of self-checking checkers for berger codes","author":"marouf","year":"1978","journal-title":"Proc Symp Fault-Tolerant Computing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223811"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/T-C.1974.223787","article-title":"easily testable cellular realizations for the (exactly p)-out-of n and (p or more)-out-of n logic functions","volume":"c 23","author":"reddy","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532606"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675608"},{"key":"ref17","first-page":"321","article-title":"the design of totally self-checking check circuits for a class of unordered codes","author":"smith","year":"1977","journal-title":"Design Automation and Fault-Tolerant Computing"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1109\/T-C.1974.224014","article-title":"partially self-checking circuits and their use in performing logical operations","volume":"c 23","author":"wakerly","year":"1974","journal-title":"IEEE Transactions on Computers"},{"journal-title":"Principles of self-checking processor design and an example","year":"1975","author":"wakerly","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/T-C.1971.223134","article-title":"arithmetic error codes: cost and effectiveness studies for application in digital system design","volume":"c 20","author":"avizienis","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref6","article-title":"design of dynamically checked computers","author":"carter","year":"1968","journal-title":"IFIPS Proc"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0402"},{"journal-title":"Design of totally self-checking and fail-safe systems","year":"1974","author":"diaz","key":"ref8"},{"journal-title":"Design of self-checking large scale integration circuits","year":"1978","author":"crouzet","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674911"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223705"},{"key":"ref9","first-page":"527","author":"galiay","year":"0","journal-title":"Physical versus logical fault models in MOS LSI circuits Impact on their testability"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35194\/01675615.pdf?arnumber=1675615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,17]],"date-time":"2025-07-17T17:56:30Z","timestamp":1752774990000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1980,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.1980.1675615","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1980,6]]}}}