{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:18:45Z","timestamp":1761675525780},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1980,8,1]],"date-time":"1980-08-01T00:00:00Z","timestamp":333936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1980,8]]},"DOI":"10.1109\/tc.1980.1675651","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:10Z","timestamp":1188938110000},"page":"694-702","source":"Crossref","is-referenced-by-count":436,"title":["On a Class of Multistage Interconnection Networks"],"prefix":"10.1109","volume":"C-29","author":[{"family":"Chuan-Lin Wu","sequence":"first","affiliation":[]},{"family":"Tse-Yun Feng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"307","article-title":"sorting networks and their applications","author":"batch","year":"1968","journal-title":"1968 Spring Joint Computer Conf AFIPS Conf Proc"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/800094.803052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1971.tb02569.x"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674908"},{"key":"ref4","first-page":"65","article-title":"the flip network in staran","author":"batcher","year":"0","journal-title":"Proc 1976 Int Conf Parallel Processing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1500175.1500346"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/800123.803967"},{"key":"ref7","first-page":"165","article-title":"a reconfigurable varistructure array processor","author":"lipovski","year":"0","journal-title":"Proc 1977 Int Conf Parallel Processing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.5009294"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223927"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/800255.810659"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35196\/01675651.pdf?arnumber=1675651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:51Z","timestamp":1638218391000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1675651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1980,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.1980.1675651","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1980,8]]}}}