{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T22:39:33Z","timestamp":1757543973917,"version":"3.41.2"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1981,10,1]],"date-time":"1981-10-01T00:00:00Z","timestamp":370742400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1981,10,1]],"date-time":"1981-10-01T00:00:00Z","timestamp":370742400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1981,10,1]],"date-time":"1981-10-01T00:00:00Z","timestamp":370742400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1981,10]]},"DOI":"10.1109\/tc.1981.1675693","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"743-758","source":"Crossref","is-referenced-by-count":91,"title":["Fault-Diagnosis for a Class of Multistage Interconnection Networks"],"prefix":"10.1109","volume":"C-30","author":[{"family":"Tse-Yun Feng","sequence":"first","affiliation":[{"name":"Department of Computer and Information Science, The Ohio State University"}]},{"family":"Chuan-Lin Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Proc 1979 Int Conf Parallel Processing","first-page":"160","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1109\/TC.1980.1675679","article-title":"the reverse-exchange interconnection network","volume":"c 29","author":"wu","year":"1980","journal-title":"IEEE Trans Comput"},{"key":"ref6","first-page":"65","article-title":"the flip network in staran","author":"batcher","year":"0","journal-title":"Proc 1976 Int Conf Parallel Processing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223927"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674863"},{"journal-title":"Proc 1978 Int Conf Parallel Processing","first-page":"197","year":"0","key":"ref2"},{"key":"ref9","first-page":"165","article-title":"a reconfigurable varistructure array processor","author":"lipovski","year":"0","journal-title":"Proc 1977 Int Conf Parallel Processing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675651"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35198\/01675693.pdf?arnumber=1675693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,17]],"date-time":"2025-07-17T17:56:34Z","timestamp":1752774994000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1981,10]]},"references-count":9,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.1981.1675693","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1981,10]]}}}