{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T14:44:45Z","timestamp":1754145885007,"version":"3.41.2"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[1981,12,1]],"date-time":"1981-12-01T00:00:00Z","timestamp":376012800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1981,12,1]],"date-time":"1981-12-01T00:00:00Z","timestamp":376012800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1981,12,1]],"date-time":"1981-12-01T00:00:00Z","timestamp":376012800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1981,12]]},"DOI":"10.1109\/tc.1981.1675744","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"996-1000","source":"Crossref","is-referenced-by-count":41,"title":["The Weighted Syndrome Sums Approach to VLSI Testing"],"prefix":"10.1109","volume":"C-30","author":[{"family":"Barzilai","sequence":"first","affiliation":[{"name":"IBM Thomas J. Watson Research Center"}]},{"family":"Savir","sequence":"additional","affiliation":[]},{"family":"Markowsky","sequence":"additional","affiliation":[]},{"family":"Smith","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675603"},{"journal-title":"Introduction to the Theory of Switching Circuits","year":"1965","author":"mccluskey","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675496"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675603"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675849"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675848"},{"key":"ref1","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Annu Design Automation Conf"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35200\/01675744.pdf?arnumber=1675744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,17]],"date-time":"2025-07-17T17:56:33Z","timestamp":1752774993000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1981,12]]},"references-count":7,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.1981.1675744","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1981,12]]}}}