{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:33Z","timestamp":1772725533525,"version":"3.50.1"},"reference-count":114,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1982,1,1]],"date-time":"1982-01-01T00:00:00Z","timestamp":378691200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1982,1]]},"DOI":"10.1109\/tc.1982.1675879","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"2-15","source":"Crossref","is-referenced-by-count":217,"title":["Design for Testability\u2014A Survey"],"prefix":"10.1109","volume":"C-31","author":[{"family":"Williams","sequence":"first","affiliation":[]},{"family":"Parker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/T-C.1975.224249","article-title":"fault masking in combinational logic circuits","volume":"c 24","author":"dias","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"ref38","author":"route","year":"1972","journal-title":"Equivalence and Dominance Relations Between Output Faults in Sequential Machines"},{"key":"ref33","first-page":"68","article-title":"signature analysis, enhancing the serviceability of microprocessor-based industrial products","author":"white","year":"1978","journal-title":"Proc 4th IECI Annu Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323436"},{"key":"ref31","first-page":"6","article-title":"future testing of large lsi circuit cards","author":"stewart","year":"1977","journal-title":"Dig 1977 Semiconductor Test Symp"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223831"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223832"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223832"},{"key":"ref35","first-page":"441","article-title":"utilization of a structured design for reliability & serviceability","author":"williams","year":"1978","journal-title":"Dig Government Microcircuits Applications Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"},{"key":"ref28","first-page":"122","article-title":"designing a serviceman's needs into microprocessor based systems","author":"neil","year":"1979","journal-title":"Electronics"},{"key":"ref27","first-page":"15","article-title":"signature analysisconcepts, examples, and guidelines","author":"nadig","year":"1977","journal-title":"Hewlett-Packard J"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223475"},{"key":"ref20","first-page":"266","article-title":"a logic design structure for testing internal arrays","author":"eichelberger","year":"1978","journal-title":"Proc 3rd USA-Japan Comput Conf"},{"key":"ref22","first-page":"469","article-title":"automatic checking of logic design structure for compliance with testability groundrules","author":"godoy","year":"1977","journal-title":"Proc 14th Des Automat Conf"},{"key":"ref21","first-page":"114","article-title":"test generation systems in japan","author":"funatsu","year":"1975","journal-title":"Proc 12th Des Automat Symp"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/T-C.1974.223777","article-title":"on modifying logic networks to improve their diagnosability","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref26","first-page":"113","article-title":"design forethought promotes easier testing of microcomputer boards","author":"lippman","year":"1979","journal-title":"Electronics"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222830"},{"key":"ref25","first-page":"37","article-title":"built-in logic block observation techniques","author":"koenemann","year":"1979","journal-title":"Dig 1979 Test Conf"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223637"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224296"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224182"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674661"},{"key":"ref57","first-page":"8","article-title":"rapid digital fault isolation with fastrace","author":"groves","year":"1979","journal-title":"Hewlett-Packard J"},{"key":"ref56","first-page":"16","article-title":"test techniques for circuit boards containing large memories and microprocessors","author":"gimmer","year":"1976","journal-title":"Dig 1976 Annu Semiconductor Test Symp"},{"key":"ref55","first-page":"2","article-title":"signature analysis: a new digital field service method","author":"frohwerk","year":"1977","journal-title":"Hewlett-Packard J"},{"key":"ref54","first-page":"54","article-title":"system for logic, parametric and analog testing","author":"czepiel","year":"1976","journal-title":"Dig 1976 Annu Semiconductor Test Symp"},{"key":"ref53","first-page":"38","article-title":"exhaustive testing of microprocessors and related devices: a practical solution","author":"bisset","year":"1977","journal-title":"Dig 1977 Semiconductor Test Symp"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674659"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223162"},{"key":"ref4","author":"hennie","year":"1968","journal-title":"Finite State Models for Logical Machines"},{"key":"ref3","author":"friedman","year":"1971","journal-title":"Fault Detection in Digital Circuits"},{"key":"ref6","first-page":"45","article-title":"designing lsi logic for testability","author":"muehldorf","year":"1976","journal-title":"Dig 1976 Annu Semiconductor Test Symp"},{"key":"ref5","first-page":"58","article-title":"a new look at test generation and verification","author":"kovijanic","year":"1977","journal-title":"Proc 14th Des Automat Conf"},{"key":"ref8","author":"peterson","year":"1972","journal-title":"Error Correcting Codes"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.6312152"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674668"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1973.5216474"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224108"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224264"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674668"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009041"},{"key":"ref42","author":"mei","year":"1970","journal-title":"Fault Dominance in Combinational Circuits"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/T-C.1971.223129","article-title":"fault equivalence in combinational logic networks","volume":"c 20","author":"mccluskey","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224257"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref73","first-page":"101","article-title":"a testability measure for register transfer level digital circuits","author":"stephenson","year":"1976","journal-title":"Proc 6th Fault-Tolerant Comput Symp"},{"key":"ref72","first-page":"310","article-title":"testability analysis","author":"kovijanic","year":"1979","journal-title":"Dig 1979 Test Conf"},{"key":"ref71","article-title":"testability measures","author":"keiner","year":"1977","journal-title":"AUTOTESTCON 1977"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref76","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/T-C.1971.223126","article-title":"derivation of minimum test sets for unate logical circuits","volume":"c 20","author":"betancourt","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223124"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009081"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref78","first-page":"479","article-title":"test generation for large networks","author":"bottorff","year":"1977","journal-title":"Proc 14th Des Automat Conf"},{"key":"ref79","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/320954.320957","article-title":"test routines based on symbolic logic statements","volume":"6","author":"edlred","year":"1959","journal-title":"J Ass Comput Mach"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674661"},{"key":"ref62","first-page":"13","article-title":"a simple concept in microprocessor testing","author":"lee","year":"1976","journal-title":"Dig 1976 Annu Semiconductor Test Symp"},{"key":"ref61","first-page":"47","article-title":"economic realities of testing microprocessors","author":"healy","year":"1977","journal-title":"Dig 1977 Semiconductor Test Symp"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675142"},{"key":"ref64","first-page":"70","article-title":"expanding the boundaries of lsi testing with an advanced pattern controller","author":"palmquist","year":"1976","journal-title":"Dig 1976 Annu Semiconductor Test Symp"},{"key":"ref65","article-title":"compact testing: testing with compressed data","author":"parker","year":"1976","journal-title":"Dig 6th Int Symp Fault-Tolerant Comput"},{"key":"ref66","first-page":"5","article-title":"a rationale for the random testing of combinational digital circuits","author":"shedletsky","year":"1975","journal-title":"Dig COMPCON 1975 Fall"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675111"},{"key":"ref68","first-page":"144","article-title":"an engineering approach to ic test system maintenance","author":"weller","year":"1977","journal-title":"Dig 1977 Semiconductor Test Symp"},{"key":"ref2","author":"chang","year":"1970","journal-title":"Fault Diagnosis of Digital Systems"},{"key":"ref69","first-page":"39","article-title":"measure of testability in device and system design","author":"dejka","year":"1977","journal-title":"Proc 35th Midwest Symp Circuits Syst"},{"key":"ref1","year":"1976","journal-title":"Diagnosis and Reliable Design of Digital Systems"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224290"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674591"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0114"},{"key":"ref108","first-page":"491","article-title":"delay test simulation","author":"storey","year":"1977","journal-title":"Proc 14th Des Automat Conf"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219384"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264063"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223315"},{"key":"ref105","first-page":"13","article-title":"software simulator speeds digital board test generation","author":"parker","year":"1979","journal-title":"Hewlett-Packard J"},{"key":"ref90","author":"poage","year":"1963","journal-title":"Mathematical Theory of Automation"},{"key":"ref104","first-page":"194","article-title":"functional technique for efficient digital fault simulation","author":"manning","year":"1968","journal-title":"IEEE Int Conv Dig"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1147\/rd.92.0090"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223820"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1145\/1476936.1476973"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323496"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/800153.804937"},{"key":"ref98","first-page":"19","article-title":"random patterns within a structured sequential logic design","author":"williams","year":"1977","journal-title":"Dig 1977 Semiconductor Test Symp"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224204"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224295"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1979.1658490"},{"key":"ref11","year":"1972","journal-title":"IEEE Standard Dictionary of Electrical and Electronics Terms"},{"key":"ref12","year":"0","journal-title":"A Designer's Guide to Signature Analysis"},{"key":"ref13","article-title":"partitioning for testability","volume":"1","author":"akers","year":"1977","journal-title":"J Design Automat Fault-Tolerant Comput"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1540058"},{"key":"ref15","article-title":"impact of lsi on complex digital circuit board testing","author":"bottorff","year":"1977","journal-title":"Electro 1977"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224083"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1978.1155765"},{"key":"ref81","first-page":"486","article-title":"delay test generation","author":"hsieh","year":"1977","journal-title":"Proc 14th Des Automat Conf"},{"key":"ref17","year":"0","journal-title":"Designing Digital Circuits for Testability"},{"key":"ref84","first-page":"89","article-title":"optimized stuck fault test patterns for pla macros","author":"muehldorf","year":"1977","journal-title":"Dig 1977 Semiconductor Test Symp"},{"key":"ref18","first-page":"165","article-title":"a logic design structure for lsi testability","volume":"2","author":"eichelberger","year":"1978","journal-title":"J Design Automat Fault-Tolerant Comput"},{"key":"ref83","first-page":"4","article-title":"test pattern generation as a part of the total design process","author":"muehldorf","year":"1978","journal-title":"LSI and Boards Digest of Papers 1978 Annual Semiconductor Test Symp"},{"key":"ref19","first-page":"462","article-title":"a logic design structure for lsi testing","author":"eichelberger","year":"1977","journal-title":"Proc 14th Des Automat Conf"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/800153.804936"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1974.6323496"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585232"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/SWCT.1964.7"},{"key":"ref85","author":"page","year":"1969","journal-title":"Generation of Diagnostic Tests Using Prime Implicants"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674880"},{"key":"ref87","first-page":"62","article-title":"adaptive random test generation","volume":"1","author":"parker","year":"1976","journal-title":"J Design Automat Fault Tolerant Comput"},{"key":"ref88","author":"parker","year":"1973","journal-title":"Probabilistic Test Generation"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35208\/01675879.pdf?arnumber=1675879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:57Z","timestamp":1638200397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1675879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1982,1]]},"references-count":114,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.1982.1675879","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1982,1]]}}}