{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T14:44:51Z","timestamp":1754145891409,"version":"3.41.2"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1982,2,1]],"date-time":"1982-02-01T00:00:00Z","timestamp":381369600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1982,2,1]],"date-time":"1982-02-01T00:00:00Z","timestamp":381369600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1982,2,1]],"date-time":"1982-02-01T00:00:00Z","timestamp":381369600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1982,2]]},"DOI":"10.1109\/tc.1982.1675958","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"129-139","source":"Crossref","is-referenced-by-count":19,"title":["Fault Diagnosis of MOS Combinational Networks"],"prefix":"10.1109","volume":"C-31","author":[{"family":"El-Ziq","sequence":"first","affiliation":[{"name":"Honeywell Corporate Computer Science Center"}]},{"family":"Su","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1139","DOI":"10.1109\/T-C.1974.223821","article-title":"on the design of logic networks with redundancy and testability considerations","volume":"c 23","author":"dandapani","year":"1974","journal-title":"IEEE Transactions on Computers"},{"journal-title":"Design automation and testing of diagnosable MOS combinational logic networks","year":"1977","author":"el-ziq","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223475"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"908","DOI":"10.1109\/T-C.1973.223617","article-title":"fault detection in fanout-free combinational networks","volume":"c 22","author":"berger","year":"1973","journal-title":"IEEE Transactions on Computers"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/T-C.1971.223126","article-title":"derivation of minimum test sets for unate logical circuits","volume":"c 20","author":"betancourt","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223638"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009131"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1421","DOI":"10.1109\/T-C.1972.223517","article-title":"a design procedure for fault-locatable switching circuits","volume":"c 21","author":"reddy","year":"1972","journal-title":"IEEE Transactions on Computers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009008"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1674970"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585180"},{"key":"ref3","first-page":"205","article-title":"logic design automation of diagnosable mos combinational logic networks","author":"el-ziq","year":"1977","journal-title":"Proc 14th Design Automat Conf"},{"journal-title":"Texas Instrument Electronics Series","year":"1972","author":"carr","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223081"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224126"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585196"},{"key":"ref1","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automat Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223754"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35212\/01675958.pdf?arnumber=1675958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,17]],"date-time":"2025-07-17T17:56:49Z","timestamp":1752775009000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1675958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1982,2]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.1982.1675958","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1982,2]]}}}