{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T14:21:03Z","timestamp":1706192463787},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1983,1,1]],"date-time":"1983-01-01T00:00:00Z","timestamp":410227200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1983,1]]},"DOI":"10.1109\/tc.1983.1676126","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:10Z","timestamp":1188938110000},"page":"83-95","source":"Crossref","is-referenced-by-count":41,"title":["Cost-Performance Bounds for Multimicrocomputer Networks"],"prefix":"10.1109","volume":"C-32","author":[{"family":"Reed","sequence":"first","affiliation":[]},{"family":"Schwetman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"300","article-title":"the cube-connected cycles: a versatile network for parallel computation","volume":"24","author":"preparata","year":"1981","journal-title":"Commun Ass Comput Mach"},{"key":"ref11","author":"reed","year":"0","journal-title":"Performance models of processor interconnection structures"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/800255.810659"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/800110.803570"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675774"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/358396.358447"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675586"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/356733.356735"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/800123.803967"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.5009205"},{"key":"ref7","first-page":"72","article-title":"a new modular loop architecture for distributed computer systems","author":"jafari","year":"1978","journal-title":"Trends and Applications 78 Distributed Processing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675777"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1016\/S0065-2458(08)60392-7","volume":"17","author":"liu","year":"1978","journal-title":"Advances in Computers"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35220\/01676126.pdf?arnumber=1676126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:03Z","timestamp":1638218403000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1676126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.1983.1676126","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1983,1]]}}}