{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:29:39Z","timestamp":1754152179135,"version":"3.41.2"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1983,10,1]],"date-time":"1983-10-01T00:00:00Z","timestamp":433814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1983,10,1]],"date-time":"1983-10-01T00:00:00Z","timestamp":433814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1983,10,1]],"date-time":"1983-10-01T00:00:00Z","timestamp":433814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1983,10]]},"DOI":"10.1109\/tc.1983.1676144","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"969-976","source":"Crossref","is-referenced-by-count":5,"title":["Parallel Binary Adders with a Minimum Number of Connections"],"prefix":"10.1109","volume":"C-32","author":[{"family":"Sakura","sequence":"first","affiliation":[{"name":"Instrumentation Division, Hitachi Ltd."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Muroga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Minimum NOR (NAND) networks for parity functions of an arbitrary number of variables","year":"1976","author":"lai","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674714"},{"journal-title":"Program manual of the program ILLOD-NOR-BS for deriving optimal multi-level NOR networks","year":"0","author":"young","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675433"},{"key":"ref7","first-page":"870","article-title":"logic networks of carry-save adders","author":"lai","year":"1982","journal-title":"IEEE Trans Comput"},{"journal-title":"VLSI System Design","year":"1982","author":"muroga","key":"ref2"},{"journal-title":"Logic Design and Switching Theory","year":"1979","author":"muroga","key":"ref1"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35221\/01676144.pdf?arnumber=1676144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T18:04:35Z","timestamp":1753121075000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1676144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,10]]},"references-count":7,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.1983.1676144","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1983,10]]}}}