{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:58:25Z","timestamp":1725548305235},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1985,1,1]],"date-time":"1985-01-01T00:00:00Z","timestamp":473385600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1985,1]]},"DOI":"10.1109\/tc.1985.1676519","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"85-90","source":"Crossref","is-referenced-by-count":17,"title":["Testing Strategy and Technique for Macro-Based Circuits"],"prefix":"10.1109","volume":"C-34","author":[{"family":"Somenzi","sequence":"first","affiliation":[]},{"family":"Gai","sequence":"additional","affiliation":[]},{"family":"Mezzalama","sequence":"additional","affiliation":[]},{"family":"Prinetto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675150"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270068"},{"key":"ref12","first-page":"479","article-title":"test generation for large logic networks","author":"bottorff","year":"1977","journal-title":"Proc 14th Des Auto Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref14","author":"roth","year":"1980","journal-title":"Computer Logic Testing and Verification"},{"key":"ref15","article-title":"fast recursive boolean function manipulation","author":"brayton","year":"1982","journal-title":"Proc 1982 Int Symp Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1654048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085035"},{"key":"ref6","first-page":"462","article-title":"a logic design structure for lsi testability","author":"eichelberger","year":"1977","journal-title":"Proc Des Autom Conf"},{"key":"ref5","article-title":"design for testability","author":"williams","year":"1980","journal-title":"Sogesta"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675712"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675713"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600126"},{"key":"ref1","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref9","first-page":"303","article-title":"the design of pla's with concurrent error detection","author":"mak","year":"1982","journal-title":"Proc 12th Annu Symp Fault?Tolerant Computing (FTCS12)"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35241\/01676519.pdf?arnumber=1676519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:40:13Z","timestamp":1638200413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1676519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.1985.1676519","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1985,1]]}}}