{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:37:11Z","timestamp":1694630231438},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1986,1,1]],"date-time":"1986-01-01T00:00:00Z","timestamp":504921600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,1]]},"DOI":"10.1109\/tc.1986.1676664","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T20:35:10Z","timestamp":1188938110000},"page":"77-81","source":"Crossref","is-referenced-by-count":25,"title":["Global Flow Analysis in Automatic Logic Design"],"prefix":"10.1109","volume":"C-35","author":[{"family":"Trevillyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Joyner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Berman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"272","article-title":"the decomposition and factorization of boolean functions","author":"brayton","year":"1982","journal-title":"Proc ISCAS"},{"key":"ref3","first-page":"58","article-title":"fast recursive boolean function manipulation","author":"brayton","year":"1982","journal-title":"Proc ISCAS"},{"key":"ref6","author":"dietmeyer","year":"1971","journal-title":"Logic Design of Digital Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.254.0272"},{"key":"ref8","year":"1982"},{"key":"ref7","author":"fich","year":"1982","journal-title":"Two problems in concrete complexity Cycle detection and parallel prefix computation"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676139"},{"key":"ref9","first-page":"45","article-title":"wislantechnology, transformation, and optimization","author":"vaidya","year":"1983","journal-title":"Int Symp Computer Hardware Description Languages"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/360018.360025"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35249\/01676664.pdf?arnumber=1676664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:18Z","timestamp":1638218418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1676664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,1]]},"references-count":9,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.1676664","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1986,1]]}}}