{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:20:08Z","timestamp":1772893208200,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1986,10,1]],"date-time":"1986-10-01T00:00:00Z","timestamp":528508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1986,10,1]],"date-time":"1986-10-01T00:00:00Z","timestamp":528508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1986,10,1]],"date-time":"1986-10-01T00:00:00Z","timestamp":528508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,10]]},"DOI":"10.1109\/tc.1986.1676680","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"896-901","source":"Crossref","is-referenced-by-count":12,"title":["A Signed Bit-Sequential Multiplier"],"prefix":"10.1109","volume":"C-35","author":[{"family":"Rhyne","sequence":"first","affiliation":[{"name":"MCC"}]},{"family":"Strader","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676015"},{"key":"ref3","article-title":"a bit-serial vlsi architectural methodology for signal processing","author":"lyon","year":"1981","journal-title":"VLSI '81 Int Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/00207218308961609"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676085"},{"key":"ref11","author":"mccullin","year":"1982","journal-title":"A VLSI implementation and evaluation of a signed bit-sequential binary multiplier"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676000"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676341"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref7","year":"0","journal-title":"Graphic Symbols for Logic Devices"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675239"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051064"},{"key":"ref9","author":"swaftzlander","year":"1980","journal-title":"Computer Arithmetic"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35250\/01676680.pdf?arnumber=1676680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T18:05:06Z","timestamp":1753121106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1676680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.1676680","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[1986,10]]}}}