{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T09:04:31Z","timestamp":1762160671351,"version":"3.41.2"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1986,3,1]],"date-time":"1986-03-01T00:00:00Z","timestamp":510019200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1986,3,1]],"date-time":"1986-03-01T00:00:00Z","timestamp":510019200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1986,3,1]],"date-time":"1986-03-01T00:00:00Z","timestamp":510019200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,3]]},"DOI":"10.1109\/tc.1986.1676744","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"189-209","source":"Crossref","is-referenced-by-count":27,"title":["Mapping Homogeneous Graphs on Linear Arrays"],"prefix":"10.1109","volume":"C-35","author":[{"family":"Ramakrishnan","sequence":"first","affiliation":[{"name":"Department of Computer Science, State University of New York"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fussell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Silberschatz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1984.715900"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-68402-9_24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675909"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref14","first-page":"570","article-title":"systolic algorithms for the cmu warp processor","author":"kung","year":"1984","journal-title":"Proc 7th Int Conf Pattern Recognition"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/582250.582267"},{"key":"ref16","first-page":"256","article-title":"systolic arrays (for vlsi)","author":"kung","year":"1979","journal-title":"Sparse Matrix Proceedings 1978"},{"journal-title":"An algebra for VLSI algorithm design","year":"1983","author":"kung","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1982.49"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676516"},{"key":"ref4","first-page":"312","article-title":"the rebound sorter: an efficient sort engine for large files","author":"chen","year":"1978","journal-title":"Proc 4th Int Conf Very Large Databases"},{"key":"ref3","article-title":"synthesizing systolic designs","author":"chen","year":"1985","journal-title":"Proc Int Conf VLSI Technol Syst Applications"},{"journal-title":"Algorithm transformations for parallel processing and VLSI architecture design","year":"1983","author":"fortes","key":"ref6"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1145\/1067651.801638","article-title":"synchronizing large vlsi processor arrays","author":"fisher","year":"1983","journal-title":"Proc 22nd Annu Int Symp Comput Architect"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1634.2377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1980.1653338"},{"key":"ref2","first-page":"448","article-title":"unifying vlsi array designs with geometric transformation","author":"capello","year":"1983","journal-title":"Proc 1983 Int Conf Parallel Processing"},{"key":"ref9","first-page":"509","article-title":"direct vlsi implementation of combinatorial algorithms","author":"guibas","year":"1979","journal-title":"Proc Conf Very Large Scale Integration Architecture Design Fabrication"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12532"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/773453.808184"},{"journal-title":"Spacetime representation of systolic computational structures","year":"1982","author":"miranker","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-13883-8_79"},{"journal-title":"A theory of mapping program graphs on linear arrays","year":"1983","author":"ramakrishnan","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-68402-9_25"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676369"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35254\/01676744.pdf?arnumber=1676744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T18:05:14Z","timestamp":1753121114000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1676744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.1676744","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1986,3]]}}}