{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:29:56Z","timestamp":1754152196931,"version":"3.41.2"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[1986,9,1]],"date-time":"1986-09-01T00:00:00Z","timestamp":525916800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1986,9,1]],"date-time":"1986-09-01T00:00:00Z","timestamp":525916800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1986,9,1]],"date-time":"1986-09-01T00:00:00Z","timestamp":525916800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,9]]},"DOI":"10.1109\/tc.1986.1676841","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"815-828","source":"Crossref","is-referenced-by-count":69,"title":["An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors"],"prefix":"10.1109","volume":"C-35","author":[{"family":"Acosta","sequence":"first","affiliation":[{"name":"Microelectronics and Computer Technology Corporation"}]},{"family":"Kjelstrup","sequence":"additional","affiliation":[]},{"family":"Torng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676375"},{"journal-title":"Detection of concurrency in directly executed language instruction streams","year":"1982","author":"wedig","key":"ref32"},{"journal-title":"Exploitation of low-level concurrency An implementation and architecture","year":"1985","author":"uht","key":"ref31"},{"journal-title":"An instruction issuing mechanism for performance enhancement","year":"1984","author":"torng","key":"ref30"},{"key":"ref34","article-title":"interconnection networks","volume":"14","author":"wu","year":"1981","journal-title":"Computer"},{"journal-title":"Parallel Comput","year":"1981","author":"hockney","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/356654.356657"},{"journal-title":"The C Programming Language","year":"1978","author":"kernighan","key":"ref12"},{"journal-title":"The Architecture of Pipelined Computers","year":"1981","author":"kogge","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223501"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/356683.356686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/364995.365000"},{"journal-title":"Fortran CPU performance analysis","year":"1972","author":"mcmahon","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1654133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/800050.801824"},{"journal-title":"Aithmetic engines in the VLSI environment","year":"1982","author":"torng","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref3","article-title":"a catalogue of optimizing transformations","author":"allen","year":"1972","journal-title":"Design and Optimization of Compilers Courant Computer Science Symposium 5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1479064.1479114"},{"journal-title":"Instruction issuing mechanism for a processor having multiple functional units","year":"1983","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/321812.321815"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/582153.582167"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1981.220595"},{"journal-title":"Principles of Compiler Design","year":"1977","author":"aho","key":"ref2"},{"journal-title":"Compiler Construction","year":"1984","author":"goos","key":"ref9"},{"journal-title":"Evaluation implementation and enhancement of the dispatch stack instruction issuing mechanism","year":"1985","author":"acosta","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/356683.356687"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658962"},{"journal-title":"Design of a Computer The Control Data 6600","year":"1970","author":"thornton","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801656"},{"year":"0","author":"tjaden","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.222795"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35259\/01676841.pdf?arnumber=1676841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T18:05:20Z","timestamp":1753121120000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1676841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,9]]},"references-count":34,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.1676841","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[1986,9]]}}}