{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T09:06:16Z","timestamp":1762160776458},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1986,6,1]],"date-time":"1986-06-01T00:00:00Z","timestamp":517968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,6]]},"DOI":"10.1109\/tc.1986.5009430","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"531-542","source":"Crossref","is-referenced-by-count":27,"title":["Designing Systolic Algorithms Using Sequential Machines"],"prefix":"10.1109","volume":"C-35","author":[{"given":"Oscar H.","family":"Ibarra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sam M.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael A.","family":"Palis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1137\/0214033"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1984.715900"},{"key":"ref12","first-page":"378","article-title":"toward a formal treatment of vlsi arrays","author":"johnsson","year":"1981","journal-title":"Proc 2nd Caltech Conf VLSI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1137\/0204028"},{"key":"ref14","first-page":"65","article-title":"let's design algorithms for vlsi systems","author":"kung","year":"1980","journal-title":"Proc Conf VLSI Architecture Design Fabrication"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref16","first-page":"65","author":"kung","year":"1984","journal-title":"VLSI wavefront arrays for image processing"},{"key":"ref17","first-page":"199","article-title":"systolic priority queues","author":"leiserson","year":"1979","journal-title":"Proc Caltech Conf VLSI"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1981.34"},{"key":"ref19","author":"lisper","year":"1983","journal-title":"Description and synthesis of systolic arrays"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1051\/ita\/197509R200051","article-title":"a note on the recognition of one-counter languages","author":"greibach","year":"1975","journal-title":"Revue Francaise d Automatique informatique et Recherche Operationelle"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(72)80004-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(80)90164-3"},{"key":"ref6","article-title":"systolic stacks, queues, and counters","author":"guibas","year":"1982","journal-title":"Proc Conf Advanced Res VLSI"},{"key":"ref5","first-page":"309","article-title":"direct vlsi implementation of combinatorial algorithms","author":"guibas","year":"1979","journal-title":"Proc Caltech Conf VLSI"},{"key":"ref8","author":"hopcroft","year":"1979","journal-title":"Introduction to Automata Theory Languages and Computation"},{"key":"ref7","author":"hennie","year":"1981","journal-title":"Iterative Arrays of Logical Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222663"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(84)90015-X"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264145"},{"key":"ref20","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref22","first-page":"93","author":"miranker","year":"1984","journal-title":"Space-time representations of computational structures"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1137\/0213034"},{"key":"ref24","author":"quinton","year":"1983","journal-title":"The Systematic Design of Systolic Arrays"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12532"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(71)90501-8"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/BF00289248"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009420\/05009430.pdf?arnumber=5009430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:22Z","timestamp":1638218422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.5009430","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1986,6]]}}}