{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T05:22:15Z","timestamp":1747545735334},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1986,6,1]],"date-time":"1986-06-01T00:00:00Z","timestamp":517968000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1986,6]]},"DOI":"10.1109\/tc.1986.5009432","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"550-563","source":"Crossref","is-referenced-by-count":7,"title":["Properties of Wired Logic"],"prefix":"10.1109","volume":"C-35","author":[{"given":"Yahiko","family":"Kambayashi","sequence":"first","affiliation":[]},{"given":"Saburo","family":"Muroga","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"hohulin","year":"1975","journal-title":"A code for designing optimal networks by implicit enumeration using all-interconnection inequality formulation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-8243-4_5"},{"key":"ref12","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref13","author":"muroga","year":"1979","journal-title":"Logic Design and Switching Theory"},{"key":"ref14","author":"muroga","year":"1982","journal-title":"VLSI System Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674714"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264013"},{"key":"ref18","year":"1976","journal-title":"The TTL Data Book for Design Engineers"},{"key":"ref4","first-page":"849","article-title":"a note on wired logic","volume":"c 19","author":"danielsson","year":"1970","journal-title":"IEEE Trans Comput"},{"key":"ref3","author":"culliney","year":"1983","journal-title":"Use and description of the CALCOMP program to draw networks of logic gates"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1970.5213039"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1970.5212993"},{"key":"ref8","first-page":"92","article-title":"integrated injection logica new approach to lsi","author":"hart","year":"1972","journal-title":"IEEE ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1970.5213083"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264057"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5008920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263531"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009420\/05009432.pdf?arnumber=5009432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:22Z","timestamp":1638218422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,6]]},"references-count":18,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.1986.5009432","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1986,6]]}}}