{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T02:59:48Z","timestamp":1779332388467,"version":"3.51.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,3,1]],"date-time":"1987-03-01T00:00:00Z","timestamp":541555200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[1987,3,1]],"date-time":"1987-03-01T00:00:00Z","timestamp":541555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[1987,3,1]],"date-time":"1987-03-01T00:00:00Z","timestamp":541555200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1987,3]]},"DOI":"10.1109\/tc.1987.1676906","type":"journal-article","created":{"date-parts":[[2007,9,4]],"date-time":"2007-09-04T16:35:10Z","timestamp":1188923710000},"page":"344-355","source":"Crossref","is-referenced-by-count":68,"title":["Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems"],"prefix":"10.1109","volume":"C-36","author":[{"family":"Koren","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Pradhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676584"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676058"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675980"},{"key":"ref13","article-title":"evaluating the cost-effectiveness of switches in processor array architectures","author":"mizrahi","year":"1985","journal-title":"Proc 1985 Int Conf Parallel Processing"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.21236\/ADA145640","article-title":"fault-tolerant architectures for multiprocessors and vlsi systems","author":"pradhan","year":"83","journal-title":"Proc 13th Symp Fault-Tolerant Comput"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676134"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270065"},{"key":"ref17","first-page":"299","author":"sequin","year":"1983","journal-title":"VLSI Architecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653826"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref4","article-title":"restructuring hexagonal arrays of processors in the presence of faults","author":"gordon","year":"0","journal-title":"J VLSI Comput Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1634.2377"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009312"},{"key":"ref5","first-page":"262","article-title":"wafer-scale integration of configurable, highly parallel (chip) processor","author":"hedlund","year":"1982","journal-title":"Proc 1982 Int Conf Parallel Processing"},{"key":"ref8","first-page":"330","article-title":"introducing redundancy into vlsi designs for yield and performance enhancement","author":"koren","year":"1985","journal-title":"Proc Annu Symp Fault Tolerant Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009312"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1067649.801727"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19509"},{"key":"ref9","first-page":"74","article-title":"fault-tolerance and two-level pipelining in vlsi systolic arrays","author":"kung","year":"1984","journal-title":"Proc 1984 Conf Advanced Res VLSI"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12619"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02107.x"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676746"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/35262\/01676906.pdf?arnumber=1676906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:02:43Z","timestamp":1753207363000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1676906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,3]]},"references-count":22,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.1987.1676906","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[1987,3]]}}}