{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T13:58:50Z","timestamp":1790776730789,"version":"4.1.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[1987,12,1]],"date-time":"1987-12-01T00:00:00Z","timestamp":565315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[1987,12]]},"DOI":"10.1109\/tc.1987.5009500","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T20:36:47Z","timestamp":1243975007000},"page":"1496-1514","source":"Crossref","is-referenced-by-count":72,"title":["Checkpoint Repair for High-Performance Out-of-Order Execution Machines"],"prefix":"10.1109","volume":"C-36","author":[{"given":"Wen-Mei W.","family":"Hwu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"1981","journal-title":"VAX Architecture Handbook"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1145\/17356.17402","article-title":"reducing the cost of branches","author":"mcfarling","year":"1986","journal-title":"13th Int Symp Comput Architecture Conf Proc"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/567532.567555"},{"key":"ref14","first-page":"329","article-title":"design choices for the hpsm microprocessor chip","author":"hwu","year":"1987","journal-title":"Proc 20th Ann HICSS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/356654.356657"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1658927"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0008"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/327070.327125","article-title":"implementation of precise interrupts in pipelined processors","author":"smith","year":"1985","journal-title":"12th Int Symp Comput Architecture Conf Proc"},{"key":"ref8","author":"thornton","year":"1970","journal-title":"Design of a Computer?The Control Data 6600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17391"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/18927.18916"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676375"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/5009487\/05009500.pdf?arnumber=5009500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:26Z","timestamp":1638218426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5009500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.1987.5009500","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[1987,12]]}}}