{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T06:10:16Z","timestamp":1742019016113,"version":"3.38.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2002,5]]},"DOI":"10.1109\/tc.2002.1004592","type":"journal-article","created":{"date-parts":[[2002,10,18]],"date-time":"2002-10-18T21:39:07Z","timestamp":1034977147000},"page":"530-540","source":"Crossref","is-referenced-by-count":24,"title":["Locally subcube-connected hypercube networks: theoretical analysis and experimental results"],"prefix":"10.1109","volume":"51","author":[{"family":"Jianer Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Guojun Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Songqiao Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/12.21148"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1142\/9789812792037_0057"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/71.80143"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/12.166602"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/12.485379"},{"volume-title":"The Technology of Parallel ProcessingParallel Processing Architectures and VLSI Hardware","year":"1989","author":"DeCegama","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/12.42131"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1093\/comjnl\/39.7.626"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/12.620486"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/71.808128"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1006\/jpdc.2000.1632"},{"year":"1986","journal-title":"Intel iPSC System Overview","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/12.192211"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/12.262126"},{"volume-title":"Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes","year":"1992","author":"Leighton","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/12.45203"},{"volume-title":"NCUBE\/ten: An Overview","year":"1985","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/62044.62050"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/71.242151"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1137\/0219038"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/12.565613"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/21690\/01004592.pdf?arnumber=1004592","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:36:27Z","timestamp":1742016987000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004592\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,5]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2002.1004592","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2002,5]]}}}