{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T07:53:26Z","timestamp":1791186806419,"version":"4.1.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/tc.2002.1032626","type":"journal-article","created":{"date-parts":[[2002,10,18]],"date-time":"2002-10-18T21:39:07Z","timestamp":1034977147000},"page":"1074-1088","source":"Crossref","is-referenced-by-count":1,"title":["On augmenting trace cache for high-bandwidth value prediction"],"prefix":"10.1109","volume":"37","author":[{"family":"Sang-Jeong Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Pen-Chung Yew","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765940"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476833"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645794"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742779"},{"key":"ref6","article-title":"Speculative Execution Based on Value Prediction","author":"Gabbay","year":"1996","journal-title":"TR 1080, Electrical Eng. Dept., Technion Israel Inst. of Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694787"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797385"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277840"},{"key":"ref10","article-title":"Exploiting Basic Block Value Locality with Basic Block Reuse","volume-title":"Proc. Fifth Int\u2019l Symp. High Performance Computer Architecture (HPCA-5)","author":"Huang"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645793"},{"key":"ref12","volume-title":"Superscalar Microprocessor Design","author":"Johnson","year":"1991"},{"key":"ref13","article-title":"Adapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research","volume-title":"Proc. Workshop Workload Characterization, Int\u2019l Conf. Computer Design","author":"Klein Osowski"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824353"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888339"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"ref17","article-title":"Value Locality and Speculative Execution","volume-title":"Carnegie Mellon Univ.","author":"Lipasti","year":"1997"},{"key":"ref18","article-title":"Combining Branch Predictors","author":"McFarling","year":"1993"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.752661"},{"key":"ref20","article-title":"Performance Limits of Trace Caches","author":"Postiff","year":"1999","journal-title":"J. Instruction Level Parallelism"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045148"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/339647.339654","article-title":"Completion Time Multiple Branch Prediction for Enhancing Trace Cache Performance","volume-title":"Proc. 27th Ann. Int\u2019l Symp. Computer Architecture (ISCA-27)","author":"Rakvic"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300999"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.752652"},{"key":"ref27","article-title":"Efficient and Accurate Value Prediction Using Dynamic Classification","author":"Rychlik","year":"1998"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727186"},{"key":"ref29","article-title":"Analyzing Overhead of Reissued Instructions on Data Speculative Processors","volume-title":"Proc. Workshop Performance Analysis and Its Impaction on Design (ISCA-25)","author":"Sato"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"ref31","article-title":"Implementations of Context-Based Value Predictors","author":"Sazeides","year":"1997"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645819"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/22177\/01032626.pdf?arnumber=1032626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:31:19Z","timestamp":1742016679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1032626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":33,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2002.1032626","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}