{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:07:53Z","timestamp":1759133273019,"version":"3.38.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1109\/tc.2002.1047756","type":"journal-article","created":{"date-parts":[[2003,1,3]],"date-time":"2003-01-03T17:55:00Z","timestamp":1041616500000},"page":"1317-1332","source":"Crossref","is-referenced-by-count":53,"title":["Measuring the performance of multimedia instruction sets"],"prefix":"10.1109","volume":"51","author":[{"given":"N.","family":"Slingerland","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.J.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1999.832310"},{"year":"2000","key":"ref2","article-title":"AMD Athlon Processor x86 Code Optimization Guide"},{"year":"2000","key":"ref3","article-title":"AMD Athlon Processor Technical Brief"},{"year":"2000","key":"ref4","article-title":"3DNow! Technology vs. KNI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742767"},{"article-title":"General Processor Info","year":"2000","author":"Burd","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.641681"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1996.599173"},{"year":"2000","key":"ref9","article-title":"Alpha 21264 Microprocessor Hardware Reference Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.642799"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.526923"},{"year":"2000","key":"ref12","article-title":"Intel Introduces The Pentium Processor with MMX Technology"},{"year":"2000","key":"ref13","article-title":"Intel Architecture Software Developer\u2019s Manual, Volume 1: Basic Architecture"},{"year":"2000","key":"ref14","article-title":"IA32 Intel Architecture Software Developer\u2019s Manual with Preliminary Intel Pentium 4 Processor Information, Volume 1: Basic Architecture"},{"year":"2000","key":"ref15","article-title":"Intel Announces New NetBurst Micro-Architecture for Pentium IV Processor"},{"key":"ref16","article-title":"Pentium III Processor Implementation Tradeoffs","volume-title":"Intel Technolog J.","author":"Keshava","year":"1999"},{"issue":"3","key":"ref17","first-page":"115","article-title":"Implementing Fast DCTs","volume":"24","author":"Kientzle","year":"1999","journal-title":"Dr. Dobb\u2019s J."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1995.512423"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.687835"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2000.862373"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.625683"},{"year":"2000","key":"ref23","article-title":"MIPS Extension for Digital Media with 3D"},{"year":"2000","key":"ref24","article-title":"MPC7400 RISC Microprocessor User\u2019s Manual, Rev. 0"},{"article-title":"The VIS Advantage: Benchmark Results Chart VIS Performance","year":"2000","author":"Nakashima","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305150"},{"article-title":"Heat Dissipation Per Square Millimeter Die Size Specifications","year":"2000","author":"Noer","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/40.671399"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2000.830359"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765945"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1996.501790"},{"article-title":"High-Performance Image Processing Using Special-Purpose CPU Instructions: The UltraSPARC Visual Instruction Set","year":"1996","author":"Rice","key":"ref32"},{"article-title":"Motion Video Instruction Extensions for Alpha","year":"2000","author":"Rubinfeld","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s005300200052"},{"article-title":"Multimedia Instruction Sets for General Purpose Microprocessors: A Survey","year":"2000","author":"Slingerland","key":"ref35"},{"key":"ref36","first-page":"53","article-title":"Performance Analysis of Instruction Set Architecture Extensions for Multimedia","volume-title":"Proc. Third Workshop Media and Streaming Processors","author":"Slingerland"},{"key":"ref37","article-title":"Architecture Contest","volume-title":"c\u2019t Magazine","volume":"16\/99","author":"Stiller","year":"2000"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1117\/12.304664"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.1991.101047"},{"year":"2000","key":"ref40","article-title":"UltraSPARC-IIi User\u2019s Manual"},{"key":"ref41","article-title":"The Internet Streaming SIMD Extensions","volume-title":"Intel Technical J.","author":"Thakkar","year":"2000"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/40.526921"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807426"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/22459\/01047756.pdf?arnumber=1047756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T04:51:04Z","timestamp":1742014264000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1047756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":43,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2002,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2002.1047756","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2002,11]]}}}