{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:38:39Z","timestamp":1742798319186,"version":"3.38.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1109\/tc.2003.1159751","type":"journal-article","created":{"date-parts":[[2003,3,7]],"date-time":"2003-03-07T18:58:16Z","timestamp":1047063496000},"page":"21-30","source":"Crossref","is-referenced-by-count":18,"title":["General models and a reduction design technique for FPGA switch box designs"],"prefix":"10.1109","volume":"52","author":[{"family":"Hongbing Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiping Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu-Liang Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/dac.1995.250010"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecure and CAD for Deep-Submicron FPGAs","author":"Betz","year":"1999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-349-03521-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.127623"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"journal-title":"The Maximalist Handbook","year":"1990","author":"Corp","key":"ref7"},{"author":"Fan","key":"ref8","article-title":"The Global RoutingA Combinatorial Design Problem"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(98)00011-X"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.844347"},{"key":"ref13","first-page":"362","article-title":"On NP-Completeness of 2-D FPGA Routing Architectures and a Novel Solution","volume-title":"Proc. Int\u2019l Conf. Computer-Aided-Design","author":"Wu"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.631213"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1994.289993"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.486270"},{"journal-title":"The Programmable Logic Data Book","year":"1994","key":"ref17"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/25989\/01159751.pdf?arnumber=1159751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:07:13Z","timestamp":1742101633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1159751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1159751","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2003,1]]}}}