{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T12:38:44Z","timestamp":1777552724084,"version":"3.51.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1109\/tc.2003.1183952","type":"journal-article","created":{"date-parts":[[2003,3,7]],"date-time":"2003-03-07T18:58:16Z","timestamp":1047063496000},"page":"390-399","source":"Crossref","is-referenced-by-count":25,"title":["Analysis and FPGA implementation of image restoration under resource constraints"],"prefix":"10.1109","volume":"52","author":[{"given":"S.O.","family":"Memik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.K.","family":"Katsaggelos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sarrafzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/mc.1974.6323527"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675223"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1983.1164186"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1201\/9781420046076-c34"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3996-4_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(83)80061-8"},{"key":"ref7","first-page":"87","article-title":"Optimal VLSI Circuits for Discrete Fourier Transform","volume":"4","author":"Bilardi","year":"1987","journal-title":"Advances in Computing Research"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/s0026-2692(97)84516-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01607879"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296438"},{"key":"ref11","article-title":"Using Programmable Logic to Accelerate DSP Functions","author":"Knapp","year":"2000"},{"key":"ref12","article-title":"Configurable Logic for Digital Signal Processing","author":"Dick","year":"1999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60294-1_123"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803679"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329198"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.347995"},{"key":"ref17","article-title":"Xilinx FPGA Implementation of a Pixel Processor for Object Detection Applications","volume-title":"Proc. Irish Signals and Systems Conf.","author":"McCurry"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/82.769813"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1201\/b18983"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/26577\/01183952.pdf?arnumber=1183952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:13:15Z","timestamp":1742101995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,3]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1183952","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}