{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T01:18:42Z","timestamp":1791163122334,"version":"4.1.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,4]]},"DOI":"10.1109\/tc.2003.1190588","type":"journal-article","created":{"date-parts":[[2003,4,3]],"date-time":"2003-04-03T20:59:42Z","timestamp":1049403582000},"page":"473-482","source":"Crossref","is-referenced-by-count":25,"title":["Efficient uses of FPGAs for implementations of DES and its experimental linear cryptanalysis"],"prefix":"10.1109","volume":"52","author":[{"given":"G.","family":"Rouvroy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F.","family":"Standaert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Quisquater","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Legat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44706-7_18"},{"key":"ref2","article-title":"Linear Cryptanalysis of DES","volume-title":"Swiss Inst. of Technology","author":"Junod","year":"2000"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45537-X_16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48285-7_33"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48658-5_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_87"},{"key":"ref7","volume-title":"Digital Integrated Circuits","author":"Rabaey","year":"1996"},{"key":"ref8","article-title":"Virtex 2.5V Field Programmable Gate Arrays Data Sheet","year":"2002"},{"key":"ref9","article-title":"High-Speed DES and Triple DES Encryptor\/Decryptor","author":"Pasham","year":"2001"},{"key":"ref10","volume-title":"Applied Cryptography","author":"Schneier","year":"1996"},{"key":"ref12","volume-title":"FreeIP","year":"2000"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/fpga.2000.903398"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44499-8_11"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-4730-9_16"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/26688\/01190588.pdf?arnumber=1190588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:14:54Z","timestamp":1742098494000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1190588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,4]]},"references-count":14,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,4]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1190588","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2003,4]]}}}