{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:07:55Z","timestamp":1742184475615,"version":"3.38.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1109\/tc.2003.1197127","type":"journal-article","created":{"date-parts":[[2003,5,8]],"date-time":"2003-05-08T17:54:53Z","timestamp":1052416493000},"page":"607-616","source":"Crossref","is-referenced-by-count":9,"title":["An intelligent cache system with hardware prefetching for high performance"],"prefix":"10.1109","volume":"52","author":[{"family":"Jung-Hoon Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Seh-woong Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shin-Dug Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.C.","family":"Weems","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123478"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.589235"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/melcon.1996.551402"},{"key":"ref9","first-page":"375","article-title":"PA-7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface","author":"Kurpanchek","year":"1994","journal-title":"COMPCON Digest of Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45245-1_11"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00035-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134521"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1997.644022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/183432.183527"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750402"},{"article-title":"Improving Performance of an L1 Cache With an Associated Buffer","year":"1998","author":"Srinivasan","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/26942\/01197127.pdf?arnumber=1197127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:12:12Z","timestamp":1742101932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":17,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2003,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1197127","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}