{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T11:49:27Z","timestamp":1770292167832,"version":"3.49.0"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,8]]},"DOI":"10.1109\/tc.2003.1223637","type":"journal-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:47:03Z","timestamp":1061999223000},"page":"1015-1031","source":"Crossref","is-referenced-by-count":75,"title":["Bottlenecks in multimedia processing with SIMD style extensions and architectural enhancements"],"prefix":"10.1109","volume":"52","author":[{"given":"D.","family":"Talla","sequence":"first","affiliation":[]},{"given":"L.K.","family":"John","sequence":"additional","affiliation":[]},{"given":"D.","family":"Burger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.625683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.848475"},{"key":"ref3","volume-title":"TMS320C64x DSP Technical Brief","year":"2000"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.820055"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765945"},{"key":"ref6","article-title":"An Evaluation of Different DLP Alternatives for the Embedded Domain","volume-title":"Proc. Workshop Media Processors and DSPs in conjunction with Micro-32","author":"Salami"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742767"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305150"},{"key":"ref9","volume-title":"Sample source code for the Benchmarks","year":"2001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.925084"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19951605"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/357401.357403"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676820"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/pact.2001.953290"},{"key":"ref17","volume-title":"Intel Architecture Optimization Reference Manual","year":"1999"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544433"},{"key":"ref19","first-page":"461","article-title":"Structured Memory Access Architecture","volume-title":"Proc. IEEE Int\u2019l Conf. Parallel Processing","author":"Pleszkun"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898068"},{"key":"ref21","article-title":"Synopsis Sold Documentation, version 2000-0.5-1, distributed with Synopsys CAD tools","year":"2001"},{"key":"ref22","article-title":"LSI Logic ASIC technologies","year":"2001"},{"key":"ref23","article-title":"LSI Logic, ASKK Documentation System,","year":"2001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.19823"},{"issue":"6","key":"ref25","article-title":"AltiVec Vectorizes PowerPC","volume-title":"Microprocessor Report","volume":"12","author":"Gwennap","year":"1998"},{"key":"ref26","article-title":"Pentium III implementation (IA-32)","year":"2000"},{"key":"ref27","article-title":"Alpha Processors: A History of Power Issues and a Look at the Future","volume-title":"Cool Chips Tutorial in Conjunction with IEEE\/ACM Int\u2019l Symp. Microarchitecture","author":"Wilcox"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/79.826409"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/2.809248"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1464039.1464045"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675880"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327117"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753334"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694789"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1992.183199"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809445"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.2000.874659"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953289"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742766"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676014"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/2.642799"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref45","article-title":"Maximizing Memory Bandwidth for Streamed Computations","author":"Mckee","year":"1995","journal-title":"School of Eng. and Applied Science, Univ. of Virginia, Charlottesville"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854393"},{"key":"ref47","article-title":"Enhancements for a Second Generation Parallel Multimedia-DSP","volume-title":"Proc. Workshop Media Processors and DSPs in Conjunction with Micro-32","author":"Lieske"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955060"},{"key":"ref49","article-title":"Architectural Techniques to Accelerate Multimedia Applications on General-Purpose Processors","author":"Talla","year":"2001"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007559022013"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.776"},{"key":"ref52","article-title":"Experiments with Automatic Vectorization for the Pentium 4 Processor","volume-title":"Proc. Workshop Compilers for Parallel Computers","author":"Bik"},{"key":"ref53","article-title":"An Optimizer for Multimedia Instruction Sets","volume-title":"Proc. SUIF Compiler Workshop","author":"Cheong"},{"key":"ref54","article-title":"Parallelizing Compiler Techniques Based on Linear Inequalities","volume-title":"Computer Systems Laboratory, Stanford Univ.","author":"Amarasinghe","year":"1997"},{"key":"ref55","volume-title":"High Performance Compilers for Parallel Computing","author":"Wolfe","year":"1996"},{"key":"ref56","article-title":"High-Performance Image Processing Using Special-Purpose CPU Instructions: The UltraSPARC Visual Instruction Set","author":"Rice","year":"1996"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/563647.563659"},{"key":"ref58","article-title":"Hardware Support to Reduce Overhead in Fine-Grain Media Codes","author":"Talla","year":"2001"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/27484\/01223637.pdf?arnumber=1223637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:09:40Z","timestamp":1742101780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1223637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,8]]},"references-count":58,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2003,8]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1223637","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2003,8]]}}}