{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:47:49Z","timestamp":1749271669633,"version":"3.38.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,8]]},"DOI":"10.1109\/tc.2003.1223640","type":"journal-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:47:03Z","timestamp":1061999223000},"page":"1063-1075","source":"Crossref","is-referenced-by-count":25,"title":["Nonscan design for testability for synchronous sequential circuits based on conflict resolution"],"prefix":"10.1109","volume":"52","author":[{"family":"Dong Xiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yi Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Digital Systems Testing and Testable Design","year":"1990","author":"Abramovici","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/b117406"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.54847"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529878"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114045"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810761"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.664230"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224313"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4317.001.0001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.256936"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.658568"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114132"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.720319"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470660"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005686"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741615"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993314"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529868"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1994.204126"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676225"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.298041"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/92.386233"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676776"},{"issue":"11","key":"ref27","doi-asserted-by":"crossref","first-page":"1204","DOI":"10.1109\/T-C.1974.223831","article-title":"On Minimally Testable Logic Networks","volume":"23","author":"Saluja","year":"1974","journal-title":"IEEE Trans. Computers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676183"},{"key":"ref29","first-page":"649","article-title":"Constructive Multi-Phase Test Point Insertion for Scan Based BIST","volume-title":"Proc. IEEE Int\u2019l Test Conf.","author":"Tamaramalli"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557081"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923422"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.801099"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/27484\/01223640.pdf?arnumber=1223640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:25:03Z","timestamp":1742099103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1223640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,8]]},"references-count":32,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2003,8]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1223640","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2003,8]]}}}