{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:25Z","timestamp":1772724925265,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T00:00:00Z","timestamp":1064966400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,10]]},"DOI":"10.1109\/tc.2003.1234523","type":"journal-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T19:04:44Z","timestamp":1065639884000},"page":"1243-1258","source":"Crossref","is-referenced-by-count":30,"title":["A dynamically tunable memory hierarchy"],"prefix":"10.1109","volume":"52","author":[{"given":"R.","family":"Balasubramonian","sequence":"first","affiliation":[]},{"given":"D.H.","family":"Albonesi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Buyuktosunoglu","sequence":"additional","affiliation":[]},{"given":"S.","family":"Dwarkadas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/339647.339691","article-title":"Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures","volume-title":"Proc. 27th Int\u2019l Symp. Computer Architecture (ISCA)","author":"Agarwal"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694788"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref4","article-title":"The National Technology Roadmap for Engineers","volume-title":"technical report","year":"1999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22046"},{"key":"ref6","article-title":"Dynamic Memory Hierarchy Performance Optimization","volume-title":"Proc. Workshop Solving the Memory Wall Problem","author":"Balasubramonian"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"ref8","article-title":"Alpha 21364: A Scalable Single-Chip SMP","author":"Bannon","year":"1998","journal-title":"Microprocessor Forum"},{"issue":"1","key":"ref9","first-page":"100","article-title":"Circuit Implementation of a 300-MHz 64-Bit Second-Generation CMOS Alpha CPU","volume":"7","author":"Bowhill","year":"1995","journal-title":"Digital Technical J."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/368122.368807"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123504"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288148"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808593"},{"issue":"15","key":"ref18","article-title":"PA-8500\u2019s 1.5M Cache Aids Performance","volume-title":"Microprocessor Report","volume":"11","author":"Gwennap","year":"1997"},{"key":"ref19","article-title":"Back to the Future: Time to Return to Some Long Standing Problems in Computer Systems?","volume-title":"Proc. Federated Computer Conf.","author":"Hennessy"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1997.621264"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"issue":"3","key":"ref23","first-page":"27","article-title":"The HP PA-8000 RISC CPU","volume":"17","author":"Kumar","year":"1997","journal-title":"Computer"},{"key":"ref24","article-title":"PA-8500: The Continuing Evolution of the PA-8000 Family","volume-title":"Proc. Compcon","author":"Lesartre"},{"key":"ref25","article-title":"CMOS Technology Scaling and Its Impact on Cache Delay","volume-title":"Stanford Univ.","author":"McFarland","year":"1997"},{"key":"ref26","article-title":"Limits of Scaling MOSFETS","author":"McFarland","year":"1995"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/201059.201065"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224419"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937442"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.21236\/ada440304"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/27669\/01234523.pdf?arnumber=1234523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:00:06Z","timestamp":1742101206000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1234523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,10]]},"references-count":35,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2003,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1234523","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2003,10]]}}}