{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:15:15Z","timestamp":1773656115465,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,12]]},"DOI":"10.1109\/tc.2003.1252851","type":"journal-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T15:42:26Z","timestamp":1072107746000},"page":"1543-1557","source":"Crossref","is-referenced-by-count":31,"title":["A BIST pattern generator design for near-perfect fault coverage"],"prefix":"10.1109","volume":"52","author":[{"given":"M.","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"D.K.","family":"Pradhan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","volume-title":"Built-In Test for VLSI: Pseudo-Random Techniques","author":"Bardell","year":"1987"},{"key":"ref2","volume-title":"Digital Testing and Testable Design","author":"Abramovichi","year":"1993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470595"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114081"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207809"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/test.1993.470596"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580116"},{"key":"ref8","first-page":"256","article-title":"WTPGA: A Novel Weighted Test Pattern Generation Approach for VLSI BIST","volume-title":"Proc. Int\u2019l Test Conf.","author":"Saivoshi"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.55187"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528042"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894199"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008353423305"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894197"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894198"},{"key":"ref16","first-page":"35","article-title":"Store and Generate Built-in Testing Approach","volume-title":"Proc. Int\u2019l Fault-Tolerant Computing Symp. (FTCS 11)","author":"Agarwal"},{"key":"ref17","first-page":"201","article-title":"LFSR Based Deterministic Hardware for At-Speed BIST","volume-title":"Proc. VLSI Test Symp.","author":"Vasudevan"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580035"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527811"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.1993.580117"},{"key":"ref21","article-title":"Cellular Automata Synthesis Based on Pre-Computed Test Vectors for BIST","volume-title":"Proc. Int\u2019l Conf. Computer-Aided Design (ICCAD)","author":"Boubezari"},{"key":"ref22","first-page":"473","article-title":"Cube-Contained Random Patterns and Their Application to the Complete Testing of Synthesized Multi-Level Circuits","volume-title":"Proc. Int\u2019l Test Conf.","author":"Pateras"},{"key":"ref23","first-page":"257","article-title":"Test Set Embedding in a BIST Environment","volume-title":"Proc. Int\u2019l Test Conf.","author":"Akers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512669"},{"key":"ref25","first-page":"481","article-title":"GLFSR\u2014A New Pseudo-Random Pattern Generator for BIST","volume-title":"Proc. Int\u2019l Test Conf.","author":"Pradhan"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.90252"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470361"},{"key":"ref28","first-page":"814","article-title":"A Methodology to Design Efficient BIST Test Pattern Generators","volume-title":"Proc. Int\u2019l Test Conf.","author":"Chen"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"ref30","volume-title":"Computers and Intractability: A Guide to the Theory of NP Completeness","author":"Gary","year":"1979"},{"key":"ref31","first-page":"762","article-title":"Analysis of Cellular Automata Used as a Pseudo-Random Pattern Generators","volume-title":"Proc. Int\u2019l Test Conf.","author":"Bardell"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/12.35843"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676477"},{"key":"ref34","volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","year":"1994"},{"key":"ref35","article-title":"A Neural Netlist of Ten Combinational Benchmark Circuits and a Target Translator in FORTRAN","volume-title":"Proc. Int\u2019l Symp. Circuits and Systems","author":"Brglez"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512668"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529897"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/43.918212"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741650"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639635"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966712"},{"key":"ref43","first-page":"237","article-title":"A Coverage Problem for Random Testing","volume-title":"Proc. IEEE Int\u2019l Test Conf.","author":"Malaiya"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629754"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/43.703921"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743147"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/43.743744"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28035\/01252851.pdf?arnumber=1252851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:32:16Z","timestamp":1742099536000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1252851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,12]]},"references-count":47,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2003,12]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1252851","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2003,12]]}}}