{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T05:10:43Z","timestamp":1744348243482,"version":"3.38.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,12]]},"DOI":"10.1109\/tc.2003.1252860","type":"journal-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T15:42:26Z","timestamp":1072107746000},"page":"1646-1651","source":"Crossref","is-referenced-by-count":4,"title":["Zero-aliasing space compaction of test responses using a single periodic output"],"prefix":"10.1109","volume":"52","author":[{"given":"B.B.","family":"Bhattacharya","sequence":"first","affiliation":[{"name":"ACM Unit, Indian Stat. Inst., Calcutta, India"}]},{"given":"A.","family":"Dmitriev","sequence":"additional","affiliation":[]},{"given":"M.","family":"Gossel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766646"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670851"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.543772"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.736427"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.469669"},{"key":"ref7","first-page":"946","article-title":"Optimal Time and Space Compression of Test Rsponses for VLSI Devices","volume-title":"Proc. Int\u2019l Test Conf.","author":"Karpovsky"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.2271"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.1987.1270273"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.90252"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF00134015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843848"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.485577"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971975"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009008"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227760"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6"},{"article-title":"SIS: A System for Sequential Circuit Synthesis","year":"1992","author":"Sentovich","key":"ref18"},{"article-title":"MINTEST","volume-title":"Proc. Int\u2019l Conf. Computer-Aided Design","author":"Hamzaoglu","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512612"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28035\/01252860.pdf?arnumber=1252860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:32:32Z","timestamp":1742099552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1252860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1252860","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2003,12]]}}}