{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T14:06:10Z","timestamp":1761401170176,"version":"3.38.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2004,1]]},"DOI":"10.1109\/tc.2004.1255792","type":"journal-article","created":{"date-parts":[[2004,1,19]],"date-time":"2004-01-19T21:39:03Z","timestamp":1074548343000},"page":"73-76","source":"Crossref","is-referenced-by-count":22,"title":["Optimal replacement is NP-hard for nonstandard caches"],"prefix":"10.1109","volume":"53","author":[{"given":"M.","family":"Brehob","sequence":"first","affiliation":[]},{"given":"S.","family":"Wagner","sequence":"additional","affiliation":[]},{"given":"E.","family":"Torng","sequence":"additional","affiliation":[]},{"given":"R.","family":"Enbody","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0166-218X(87)90037-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48523-6_17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"ref5","article-title":"Design of the HP PA7200","author":"Chan","year":"1996","journal-title":"Hewlett-Packard J."},{"volume-title":"Algorithmic Graph Theory and Perfect Graphs","year":"1980","author":"Golumbic","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264213"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(91)90320-U"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"volume-title":"Computational Complexity","year":"1994","author":"Papadimitriou","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"article-title":"Multi Configuration Simulation Algorithms for the Evaluation of Computer Architecture Designs","year":"1993","author":"Sugumar","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/166962.166974"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.811113"},{"key":"ref17","first-page":"55","article-title":"Accurate Data Layout into Blocks May Boost Cache Performance","volume-title":"Proc. Interact-2","author":"Truong"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824338"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28095\/01255792.pdf?arnumber=1255792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:33:09Z","timestamp":1742099589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1255792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,1]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2004,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2004.1255792","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2004,1]]}}}