{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:49:53Z","timestamp":1761580193512,"version":"3.38.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2004,2,1]],"date-time":"2004-02-01T00:00:00Z","timestamp":1075593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2004,2]]},"DOI":"10.1109\/tc.2004.1261822","type":"journal-article","created":{"date-parts":[[2004,2,24]],"date-time":"2004-02-24T21:01:05Z","timestamp":1077656465000},"page":"97-113","source":"Crossref","is-referenced-by-count":78,"title":["Delay-optimized implementation of IEEE floating-point addition"],"prefix":"10.1109","volume":"53","author":[{"given":"P.","family":"Seidel","sequence":"first","affiliation":[]},{"given":"G.","family":"Even","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(03)00033-6"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762826"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930120"},{"article-title":"Recoders for Partial Compression and Rounding","year":"1996","author":"Daumas","key":"ref5"},{"article-title":"Method and System for Performing a High Speed Floating Point Add Operation","year":"1998","author":"Eisen","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(00)00006-7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.863033"},{"key":"ref9","article-title":"On the Design of High Performance Digital Arithmetic Units","volume-title":"Stanford Univ.","author":"Farmwald","year":"1981"},{"article-title":"Bifurcated Method and Apparatus for Floating-Point Addition with Decreased Latency Time","year":"1987","author":"Farmwald","key":"ref10"},{"article-title":"Floating Point Addition Methods and Apparatus","year":"1998","author":"Gorshtein","key":"ref11"},{"article-title":"VLSI Scaling for Architects","year":"2000","author":"Horowitz","key":"ref12"},{"journal-title":"ANSI\/IEEE754-1985","article-title":"IEEE Standard for Binary Floating Point Arithmetic","year":"1985","key":"ref13"},{"article-title":"Method for Adding\/Subtracting Floating-Point Representation Data and Apparatus for the Same","year":"1991","author":"Ishikawa","key":"ref14"},{"article-title":"Floating Point Addition and Subtraction Arithmetic Circuit Performing Preprocessing of Addition or Subtraction Operation Rapidly","year":"1999","author":"Kawaguchi","key":"ref15"},{"article-title":"Supporting Denormalized Numbers in an IEEE Compliant Floating-Point Adder Optimized for Speed","year":"2001","author":"Levin","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930117"},{"article-title":"Hardware Arrangement for Floating-Point Addition and Subtraction","year":"1993","author":"Nakayama","key":"ref18"},{"article-title":"Floating-Point ALU with Parallel Paths","year":"1992","author":"Ng","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.822562"},{"article-title":"Floating-Point Arithmetic Unit Including an Efficient Close Data Path","year":"2000","author":"Oberman","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614891"},{"key":"ref23","first-page":"297","article-title":"Floating Point Adder\/Subtractor Performing IEEE Rounding and Addition\/Subtraction in Parallel","volume":"4","author":"Park","year":"1996","journal-title":"IEICE Trans. Information and Systems"},{"article-title":"Design and Implementation of the SNAP Floating-Point Adder","year":"1991","author":"Quach","key":"ref24"},{"article-title":"On fast IEEE Rounding","year":"1991","author":"Quach","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930098"},{"key":"ref27","article-title":"On The Design of IEEE Compliant Floating-Point Units and Their Quantitative Analysis","volume-title":"Univ. of Saarland, Germany","author":"Seidel","year":"1999"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727035"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930118"},{"article-title":"Delay-Optimized Implementation of IEEE Floating-Point Addition","year":"2002","author":"Seidel","key":"ref30"},{"article-title":"Circuit for Adding\/Subtracting Two Floating-Point Operands","year":"1991","author":"Sit","key":"ref31"},{"article-title":"Method and Apparatus for Performing Floating-Point Addition","year":"1998","author":"Stiles","key":"ref32"},{"volume-title":"Logical Effort: Designing Fast CMOS Circuits","year":"1999","author":"Sutherland","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/12.257703"},{"article-title":"Floating-Point Addition\/Subtraction Processing Apparatus and Method Thereof","year":"1997","author":"Yamada","key":"ref35"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28203\/01261822.pdf?arnumber=1261822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:01:37Z","timestamp":1742097697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,2]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2004,2]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2004.1261822","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2004,2]]}}}