{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:11:19Z","timestamp":1742386279098,"version":"3.38.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2004,4,1]],"date-time":"2004-04-01T00:00:00Z","timestamp":1080777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2004,4]]},"DOI":"10.1109\/tc.2004.1268397","type":"journal-article","created":{"date-parts":[[2004,3,8]],"date-time":"2004-03-08T19:50:54Z","timestamp":1078775454000},"page":"399-413","source":"Crossref","is-referenced-by-count":10,"title":["A simple mechanism for detecting ineffectual instructions in slipstream processors"],"prefix":"10.1109","volume":"53","author":[{"given":"J.J.","family":"Koppanalil","sequence":"first","affiliation":[]},{"given":"E.","family":"Rotenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566457"},{"key":"ref5","article-title":"Power4: A Dual-CPU Processor Chip","author":"Kahle","year":"1999","journal-title":"Microprocessor Forum"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339678"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937430"},{"article-title":"Combining Branch Predictors","year":"1993","author":"McFarling","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898077"},{"article-title":"Slipstream Memory Hierarchies","year":"2002","author":"Purser","key":"ref12"},{"article-title":"Exploiting Large Ineffectual Instruction Sequences","year":"1999","author":"Rotenberg","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2001.903250"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339676"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2004.1268397"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/micro.1997.645805"},{"article-title":"Thread Level Parallelism of Desktop Applications","volume-title":"Proc. Workshop Multi-threaded Execution, Architecture, and Compilation","author":"Flautner","key":"ref21"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28383\/01268397.pdf?arnumber=1268397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:11:02Z","timestamp":1742101862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,4]]},"references-count":21,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2004,4]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2004.1268397","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2004,4]]}}}