{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:07:30Z","timestamp":1742184450527,"version":"3.38.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2004,4,1]],"date-time":"2004-04-01T00:00:00Z","timestamp":1080777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2004,4]]},"DOI":"10.1109\/tc.2004.1268401","type":"journal-article","created":{"date-parts":[[2004,3,8]],"date-time":"2004-03-08T19:50:54Z","timestamp":1078775454000},"page":"439-452","source":"Crossref","is-referenced-by-count":17,"title":["Multiaccess memory system for attached simd computer"],"prefix":"10.1109","volume":"53","author":[{"family":"Jong Won Park","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80188"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.123399"},{"article-title":"An Overview of SIMD Parallel System: AMT DAP, Thinking Machines CM-200, and MasPar MP-1","volume-title":"Proc. Workshop Parallel Computing","author":"MacDonald","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/152835.152837"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676901"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009496"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1990.130001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.5009297"},{"key":"ref10","first-page":"276","article-title":"XOR-Schemes: A Flexible Data Organization in Parallel Memories","volume-title":"Proc. Int\u2019l Conf. Parallel Processing","author":"Frailong"},{"key":"ref11","first-page":"247","article-title":"A Class of Boolean Linear Transformations for Conflict-Free Power-of-Two Stride Access","volume-title":"Proc. Int\u2019l Conf. Parallel Processing","author":"Norton"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5233"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714575"},{"key":"ref14","first-page":"76","article-title":"On Methods for Fast and Efficient Parallel Memory Access","volume-title":"Proc. Int\u2019l Conf. Parallel Processing","author":"Raghavendra"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.280810"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223171"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675122"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.5009402"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676887"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675045"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.76404"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/71.506698"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676813"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1992.242711"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/71.532116"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/71.914779"},{"volume-title":"Digital Imaging","year":"1997","author":"Burdick","key":"ref29"},{"key":"ref30","first-page":"518","article-title":"A Parallel Processing System for a High-Speed Printed Document Recognition","volume-title":"MVA \u201996 IAPR Workshop Machine Vision Applications","author":"Moon"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-49164-3_65"},{"key":"ref32","first-page":"561","article-title":"Parallel Processing System for Multi-Access Memory System","volume-title":"Proc. World Multiconf. Systematics, Cybernetics, and Information","author":"Lee"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28383\/01268401.pdf?arnumber=1268401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:07:34Z","timestamp":1742101654000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1268401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,4]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2004,4]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2004.1268401","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2004,4]]}}}