{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T10:29:52Z","timestamp":1769855392450,"version":"3.49.0"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2004,5,1]],"date-time":"2004-05-01T00:00:00Z","timestamp":1083369600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2004,5]]},"DOI":"10.1109\/tc.2004.1275296","type":"journal-article","created":{"date-parts":[[2004,3,23]],"date-time":"2004-03-23T19:01:11Z","timestamp":1080068471000},"page":"547-566_3","source":"Crossref","is-referenced-by-count":21,"title":["Efficient and accurate analytical modeling of whole-program data cache behavior"],"prefix":"10.1109","volume":"53","author":[{"family":"Jingling Xue","sequence":"first","affiliation":[]},{"given":"X.","family":"Vera","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0053060"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258924"},{"key":"ref3","article-title":"Ictineo: A Tool for Research on ILP","volume-title":"Proc. Supercomputing \u201996","author":"Ayguad\u00e9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1925805.1925813"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842293"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380220502"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378859"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378840"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237617"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207162"},{"key":"ref11","volume-title":"Probability and Statistics","author":"DeGroot","year":"1998"},{"key":"ref12","article-title":"Improving Effective Bandwidth through Compiler Enhancement of Global and Dynamic Cache Reuse","volume-title":"PhD thesis, Rice Univ.","author":"Ding","year":"2000"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.924975"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577778"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1051\/ro\/1988220302431"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61736-1_44"},{"key":"ref17","first-page":"37","article-title":"Applying Compiler Techniques to Cache Behavior Prediction","volume-title":"Proc. ACM SIGPLAN Workshop Languages, Compilers, and Tools for Real-Time System (LCTRTS \u201997)","author":"Ferdinand"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/bfb0038674"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/277858.277910"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807544"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(88)90014-7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330254"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40889-4_6"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/12.805152"},{"key":"ref26","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1996"},{"key":"ref27","article-title":"DineroIII: A Uniprocessor Cache Simulator","author":"Hill","year":"2004"},{"key":"ref28","first-page":"444","article-title":"Nonlinear Array Layout for Hierarchical Memory Systems","volume-title":"Proc. ACM Int\u2019l Conf. Supercomputing (ICS \u201999)","author":"Jain"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/71.752779"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258946"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-57208-2_28"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/133057.133079"},{"key":"ref35","article-title":"Solving Systems of Affine (In)Equalities: PIP\u2019s User\u2019s Guide","year":"2002"},{"key":"ref36","article-title":"SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers","year":"2004"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68200"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233564"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/329466.329484"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011119519789"},{"key":"ref41","article-title":"Software Methods for Improvement of Cache Performance on Supercomputer Applications","volume-title":"PhD thesis, Dept. of Computer Science, Rice Univ.","author":"Porterfield","year":"1989"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/135226.135233"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178254"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277661"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301668"},{"key":"ref46","article-title":"An Empirical Study of Method Inlining for a Java Just-in-Time Compiler","volume-title":"Proc. Second Java Virtual Machine Research and Technology Symp.","author":"Suganuma"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183047"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169762"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1992.236646"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/12.737683"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_22"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44520-X_26"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995708"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1997.601358"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1080\/01495730008947354"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(96)00063-4"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4337-4"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018734612524"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/28535\/01275296.pdf?arnumber=1275296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:11:06Z","timestamp":1742101866000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1275296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,5]]},"references-count":60,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2004,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2004.1275296","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2004,5]]}}}