{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T13:56:58Z","timestamp":1758981418440,"version":"3.38.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2005,7,1]],"date-time":"2005-07-01T00:00:00Z","timestamp":1120176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2005,7]]},"DOI":"10.1109\/tc.2005.118","type":"journal-article","created":{"date-parts":[[2005,5,24]],"date-time":"2005-05-24T14:38:25Z","timestamp":1116945505000},"page":"825-836","source":"Crossref","is-referenced-by-count":29,"title":["FPU Implementations with Denormalized Numbers"],"prefix":"10.1109","volume":"54","author":[{"given":"E.M.","family":"Schwarz","sequence":"first","affiliation":[]},{"given":"M.","family":"Schmookler","sequence":"additional","affiliation":[]},{"family":"Son Dao Trong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"1985","key":"ref1","article-title":"IEEE Standard for Binary Floating-Point Arithmetic, ANSI\/IEEE Std 754-1985"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465364"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/arith.2001.930117"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762823"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207662"},{"year":"2001","key":"ref6","article-title":"Intel Itanium Architecture Sofware Developer\u2019s Manual Volume 1 Application Architecture"},{"key":"ref7","first-page":"7","article-title":"Method and Apparatus for Performing Fast Floating Point Operations","author":"Dyke-Lewis","year":"1999"},{"volume-title":"The PowerPC Architecture: A Specification for a New Family of RISC Processors","year":"2002","author":"May","key":"ref8"},{"year":"1997","key":"ref9","article-title":"IA-32 Intel Architecture Sofware Developer\u2019s Manual Volume 1 Basic Architecture"},{"year":"2001","key":"ref10","article-title":"z\/Architecture Principles of Operation"},{"year":"1998","key":"ref11","article-title":"Enterprise Systems Architecture\/390 Principles of Operation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.16494"},{"key":"ref13","first-page":"16","article-title":"Method and Apparatus for Multiplying Denomalised Binary Floating Point Numbers without Additional Delay","author":"Williams","year":"1994"},{"key":"ref14","first-page":"8","article-title":"Floating Point Multiplier for De-Normalized Inputs","author":"Krygowski","year":"2002"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0059"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207664"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.62143"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106762"},{"volume-title":"IA-64 and Elementary Functions: Speed and Precision","year":"2000","author":"Markstein","key":"ref20"},{"key":"ref21","first-page":"10","article-title":"Normalizing Pipelined Floating Point Processing Unit","author":"Gupta","year":"1993"},{"key":"ref22","first-page":"11","article-title":"Normalizing Pipelined Floating Point Processing Unit","author":"Gupta","year":"1991"},{"key":"ref23","first-page":"8","article-title":"Denormalization System and Method of Operation","author":"Taborn","year":"1997"},{"key":"ref24","first-page":"6","article-title":"Method and System for Executing Denormalized Numbers","author":"Schwarz","year":"1999"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0707"},{"key":"ref26","first-page":"15","article-title":"Method and Apparatus for Normalization of a Floating Point Binary Number","author":"Urano","year":"1996"},{"key":"ref27","first-page":"22","article-title":"Multiplication Apparatus and Methods which Generate a Shift Amount by which the Product of the Significands Is Shifted for Normalization or Denormalization","author":"Gorshtein","year":"1999"},{"key":"ref28","first-page":"34","article-title":"Computer Methods and Apparatus for Eliminating Leading Non-Significant Digits in Floating Point Computations","author":"Grushin","year":"1998"},{"key":"ref29","first-page":"13","article-title":"Method and Apparatus for Bounding Alignment Shifts to Enable At Speed Denormalized Result Generation in an FMAC","author":"Naffziger","year":"1998"},{"key":"ref30","first-page":"9","article-title":"Fast Floating Point Results Alignment Apparatus","author":"Bjorksten","year":"1998"},{"key":"ref31","first-page":"10","article-title":"Method and Apparatus to Perform Pipelined Denormalization of Floating-Point Results","author":"Handlogten","year":"1999"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/30887\/01432666.pdf?arnumber=1432666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T03:59:56Z","timestamp":1742183996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1432666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,7]]},"references-count":30,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2005,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2005.118","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2005,7]]}}}