{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T04:57:16Z","timestamp":1791349036653,"version":"4.3.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/tc.2013.2295523","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:45:20Z","timestamp":1391190320000},"page":"763-777","source":"Crossref","is-referenced-by-count":36,"title":["Leaving One Slot Empty: Flit Bubble Flow Control for Torus Cache-Coherent NoCs"],"prefix":"10.1109","volume":"64","author":[{"given":"Sheng","family":"Ma","sequence":"first","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zonglin","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref13","author":"chen","year":"0"},{"key":"ref56","article-title":"Power-Driven Design of Router Microarchitectures in On-Chip Networks","author":"wang","year":"2003","journal-title":"Proc IEEE\/ACM 36th Ann Int'l Symp Microarchitecture (MICRO)"},{"key":"ref12","article-title":"Worm-Bubble Flow Control","author":"chen","year":"2013","journal-title":"Proc IEEE 19th Int'l Symp High Performance Computer Architecture (HPCA)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.43"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034348"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081371"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/71.910875"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.63"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5245"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634510"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref19","first-page":"684","article-title":"Route packets, not wires: on-chip interconnection networks","author":"dally","year":"2001","journal-title":"the 38th Design Automation Conference (IEEE Cat No 01CH37232) DAC-1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref51","article-title":"The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus","author":"scott","year":"1996","journal-title":"Proc Hot Interconnects"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.95"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.50"},{"key":"ref45","article-title":"FeS2: A Full-System Execution-Driven Simulator for X86","author":"neelakantam","year":"2008","journal-title":"Poster Presented at ASPLOS"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref47","article-title":"On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects","author":"al","year":"2012","journal-title":"Proc ACM Sigcomm"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155631"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946702"},{"key":"ref43","first-page":"389","article-title":"A case for heterogeneous on-chip interconnects for CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2001.1746"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654112"},{"key":"ref9","article-title":"Thousand Core Chips: A Technology Perspective","author":"borkar","year":"2007","journal-title":"Proc 44th Ann Design Automation Conf (DAC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0265"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155648"},{"key":"ref6","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645217"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134520"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999954"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref33","first-page":"267","article-title":"Virtual Cut-Through: A New Computer Communication Switching Technique","volume":"3","author":"kermani","year":"1979","journal-title":"Computer Networks"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798273"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250678"},{"key":"ref39","article-title":"Whole Packet Forwarding: Efficient Design of Fully Adaptive Routing Algorithms for NoCs","author":"ma","year":"2012","journal-title":"Proc IEEE 18th Int'l Symp High Performance Computer Architecture (HPCA)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749724"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01725-4"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1145\/146628.140384","article-title":"The Turn Model for Adaptive Routing","author":"glass","year":"1992","journal-title":"Proc 19th Ann Int'l Symp Computer Architecture (ISCA)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378997"},{"key":"ref20","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1679"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176876"},{"key":"ref28","year":"2012","journal-title":"Intel Xeon Phi Coprocessor Datasheet"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155626"},{"key":"ref29","year":"2010","journal-title":"International Technology Roadmap for Semiconductors 2010 Edition"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7031983\/06685966.pdf?arnumber=6685966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T15:54:23Z","timestamp":1682610863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6685966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":57,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2013.2295523","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}