{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T23:17:15Z","timestamp":1693869435821},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,4,1]],"date-time":"2015-04-01T00:00:00Z","timestamp":1427846400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/tc.2014.2308179","type":"journal-article","created":{"date-parts":[[2014,2,25]],"date-time":"2014-02-25T19:01:15Z","timestamp":1393354875000},"page":"884-898","source":"Crossref","is-referenced-by-count":9,"title":["A Cache Hierarchy Aware Thread Mapping Methodology for GPGPUs"],"prefix":"10.1109","volume":"64","author":[{"given":"Bo-Cheng Charles","family":"Lai","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, ROC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsien-Kai","family":"Kuo","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, ROC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing-Yang","family":"Jou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering , National Central University, Taoyuan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1993744.1993748"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090871"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669176"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764684"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248396"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806605"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref31","first-page":"177","article-title":"A Force-Directed Macro-Cell Placer","author":"mo","year":"2000","journal-title":"Proc Int'l Conf Computer-Aided Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/937503.937505"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1006\/jpdc.1994.1104","article-title":"Communication Optimizations for Irregular Scientific Computations on Distributed Memory Architectures","volume":"22","author":"das","year":"1994","journal-title":"J Parallel and Distributed Computing"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339606"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.88"},{"key":"ref32","article-title":"ITC’99 Benchmarks","year":"2014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1998.669929"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105315"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2003.09.005"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230464"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1476589.1476705"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32589-2_34"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806606"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2008.102"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639359"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356084"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_15"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1992.236702"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676942"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950408"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375562"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687501"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807526"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1412228.1412232"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/800119.803884"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2004.10.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.130"},{"key":"ref7","year":"2012","journal-title":"Nvidia Cuda C Programming Guide 4 2"},{"key":"ref9","first-page":"659","article-title":"Thread Affinity Mapping for Irregular Data Access on Shared Cache GPGPU","author":"kuo","year":"2012","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1839676.1839694"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2009.48"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011119519789"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/7056411\/06747979.pdf?arnumber=6747979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,27]],"date-time":"2023-04-27T15:49:22Z","timestamp":1682610562000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6747979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2014.2308179","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,4]]}}}